{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:29Z","timestamp":1740133289680,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"SERB-DST, Government of India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tvlsi.2020.3031001","type":"journal-article","created":{"date-parts":[[2020,10,23]],"date-time":"2020-10-23T19:40:30Z","timestamp":1603482030000},"page":"65-75","source":"Crossref","is-referenced-by-count":0,"title":["A Multiple-Radix MAP-Decoder Microarchitecture and Its ASIC Implementation for Energy-Efficient and Variable-Throughput Applications"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2224-0892","authenticated-orcid":false,"given":"Rahul","family":"Shrestha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"79","article-title":"A 952ms\/s max-log map decoder chip using radix-$4\\times4$\n ACS architecture","author":"tang","year":"2006","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TVLSI.2009.2032553","article-title":"Area-efficient scalable MAP processor design for high-throughput multistandard convolutional turbo decoding","volume":"19","author":"lin","year":"2011","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190673"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332266"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2018.00023"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2927362"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2020.2966723"},{"journal-title":"Ieee 5g and beyond technology roadmap white paper","year":"2020","key":"ref17"},{"key":"ref18","first-page":"1","author":"sharma","year":"2019","journal-title":"A white paper on enabling 5G"},{"key":"ref19","first-page":"3","article-title":"5G new radio: Physical layer overview","volume":"15","author":"yifei","year":"2017","journal-title":"ZTE Commun"},{"journal-title":"User Equipment (UE) Radio Access Capabilities","year":"2012","key":"ref4"},{"journal-title":"Technical Specification Group Radio Access Network","year":"2011","key":"ref3"},{"year":"0","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2009.5307322"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-010-0477-6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1974.1055186"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852002"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2403032"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075390"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2018.1700839"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2012.6146489"},{"journal-title":"E-UTRA Multiplexing and Channel Coding (Release 10)","year":"2011","key":"ref23"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/25.901892"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9311741\/09238514.pdf?arnumber=9238514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:21Z","timestamp":1652194221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9238514\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":25,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3031001","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}