{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:38:12Z","timestamp":1787013492459,"version":"build-2736575974"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61771494"],"award-info":[{"award-number":["61771494"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012245","name":"Science and Technology Planning Project of Guangdong Province","doi-asserted-by":"publisher","award":["2016A010104007"],"award-info":[{"award-number":["2016A010104007"]}],"id":[{"id":"10.13039\/501100012245","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tvlsi.2020.3033658","type":"journal-article","created":{"date-parts":[[2020,11,6]],"date-time":"2020-11-06T16:10:05Z","timestamp":1604679005000},"page":"189-202","source":"Crossref","is-referenced-by-count":19,"title":["An IP Core Mapping Algorithm Based on Neural Networks"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8003-3149","authenticated-orcid":false,"given":"Qingkun","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenjin","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuanshan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6736-7913","authenticated-orcid":false,"given":"Yihua","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","article-title":"NoCTweak: A highly parameterizable simulator for early exploration of performance and energy of networks on-chip","author":"tran","year":"2012"},{"key":"ref33","article-title":"Sequence to sequence learning with neural networks","author":"sutskever","year":"2014","journal-title":"arXiv 1409 3215 [cs]"},{"key":"ref32","article-title":"Exploratory combinatorial optimization with reinforcement learning","author":"barrett","year":"2019","journal-title":"arXiv 1909 04063"},{"key":"ref31","first-page":"1263","article-title":"Neural message passing for quantum chemistry","author":"gilmer","year":"2017","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.advengsoft.2011.06.005"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.21"},{"key":"ref36","article-title":"Adam: A method for stochastic optimization","author":"kingma","year":"2014","journal-title":"arXiv 1412 6980"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1264","DOI":"10.1109\/TCAD.2015.2422843","article-title":"An efficient application mapping approach for the co-optimization of reliability, energy, and performance in reconfigurable NoC architectures","volume":"34","author":"wu","year":"2015","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref12","first-page":"937","article-title":"An energy- and delay-aware mapping method of NoC","volume":"36","author":"yang","year":"2008","journal-title":"Acta Electronica Sinica"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2013.6815430"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2017.0156"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.osn.2017.08.001"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2240708"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.02.002"},{"key":"ref18","first-page":"33","article-title":"Time and energy efficient mapping of embedded applications onto NoCs","volume":"1","author":"marcon","year":"2005","journal-title":"Proc ASP-DAC Asia South Pacific Design Auto Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2019.2926043"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-013-9801-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.10.004"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/AiDAS47888.2019.8970890"},{"key":"ref3","first-page":"69","article-title":"Key research problems in NOC design: A holistic perspective","author":"marculescu","year":"2005","journal-title":"Proc 3rd IEEE\/ACM\/IFIP Int Conf Hardw \/Softw Des Syst Synth"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535359"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.10.008"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126615501261"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071448"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2589934"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-30709-7_3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8080912"},{"key":"ref24","first-page":"2692","article-title":"Pointer networks","author":"vinyals","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1736065.1736066"},{"key":"ref26","article-title":"Neural combinatorial optimization with reinforcement learning","author":"bello","year":"2016","journal-title":"arXiv 1611 09940"},{"key":"ref25","article-title":"Neural machine translation by jointly learning to align and translate","author":"bahdanau","year":"2014","journal-title":"arXiv 1409 0473"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9311741\/09250665.pdf?arnumber=9250665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T10:50:21Z","timestamp":1652179821000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9250665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":38,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3033658","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}