{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T21:18:12Z","timestamp":1792790292797,"version":"4.5.0"},"reference-count":60,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["IUCRC\u20141916762"],"award-info":[{"award-number":["IUCRC\u20141916762"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006410","name":"Center for Hardware and Embedded Systems Security and Trust (CHEST) and Analog Devices Inc","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006410","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tvlsi.2020.3034878","type":"journal-article","created":{"date-parts":[[2020,11,12]],"date-time":"2020-11-12T21:28:05Z","timestamp":1605216485000},"page":"124-135","source":"Crossref","is-referenced-by-count":13,"title":["Large Delay Analog Trojans: A Silent Fabrication-Time Attack Exploiting Analog Modalities"],"prefix":"10.1109","volume":"29","author":[{"given":"Tiancheng","family":"Yang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8761-2269","authenticated-orcid":false,"given":"Ankit","family":"Mittal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5169-4044","authenticated-orcid":false,"given":"Yunsi","family":"Fei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5738-9868","authenticated-orcid":false,"given":"Aatmesh","family":"Shrivastava","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.200"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.18"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/B978-044489818-0\/50006-5"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351233"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2961358"},{"key":"ref37","article-title":"BSIM4v4.8.0 MOSFET model user’s manual","author":"paydavosi","year":"2013"},{"key":"ref36","author":"dixit","year":"2017","journal-title":"Adrressing Test-Time Challenges"},{"key":"ref35","article-title":"International Technology Roadmap for Semiconductors (ITRS) 2.0: Test and test equipment","year":"2015"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(99)00257-7"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"ref27","first-page":"213","article-title":"Throwhammer: Rowhammer attacks over the network and defenses","author":"tatar","year":"2018","journal-title":"Proc USENIX Conf USENIX Annu Tech Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2982188"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2633348"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/66.744521"},{"key":"ref20","first-page":"361","article-title":"Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors","author":"kim","year":"2014","journal-title":"Proc ACM\/IEEE 41st Int Symp Comput Archit (ISCA)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714906"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872390"},{"key":"ref24","first-page":"58","author":"saltzer","year":"2009","journal-title":"Principles of Computer System Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383914"},{"key":"ref26","first-page":"497","article-title":"Terminal brain damage: Exposing the graceless degradation in deep neural networks under hardware fault attacks","author":"hong","year":"0","journal-title":"Proc 28th USENIX Secur Symp (USENIX Secur )"},{"key":"ref25","author":"seaborn","year":"2020","journal-title":"Exploiting the DRAM rowhammer bug to gain kernel privileges"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2844180"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"ref59","year":"2012","journal-title":"Intel's 22-nm Tri-gate Transistors Exposed"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.156"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043335"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581564"},{"key":"ref55","first-page":"1196","article-title":"MASCAT: Stopping microarchitectural attacks before execution","volume":"2016","author":"apecechea","year":"2016","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783305"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4505310"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2933441"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559059"},{"key":"ref13","first-page":"1","article-title":"Designing and implementing malicious hardware","author":"king","year":"2008","journal-title":"Proc 1st Usenix Workshop Large-Scale Exploits Emergent Threats"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2010.5546257"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2638555"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICQR2MSE.2011.5976774"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3_6"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2982473"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.10"},{"key":"ref4","first-page":"197","article-title":"Stealthy dopant-level hardware trojans","author":"becker","year":"2013","journal-title":"Cryptographic Hardware and Embedded Systems—CHES"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2762398"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-015-0102-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.12"},{"key":"ref8","first-page":"51","article-title":"Hardware trojan detection using path delay fingerprint","author":"jin","year":"2008","journal-title":"Proc IEEE Int Workshop Hardw -Oriented Secur Trust"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.36"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630091"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ETS48528.2020.9131560"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/4.760378"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687424"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2013.2287186"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2029117"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-015-5504-x"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687425"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9311741\/9257196-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9311741\/09257196.pdf?arnumber=9257196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:22Z","timestamp":1652194222000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9257196\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":60,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3034878","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}