{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:38:10Z","timestamp":1787013490519,"version":"build-2736575974"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100010663","name":"European Research Council (ERC) through the European Union\u2019s Horizon 2020 Research and Innovation Programme","doi-asserted-by":"publisher","award":["682675"],"award-info":[{"award-number":["682675"]}],"id":[{"id":"10.13039\/100010663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tvlsi.2020.3037871","type":"journal-article","created":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T21:51:21Z","timestamp":1607550681000},"page":"372-385","source":"Crossref","is-referenced-by-count":30,"title":["An SRAM-Based Multibit In-Memory Matrix-Vector Multiplier With a Precision That Scales Linearly in Area, Time, and Power"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8320-8311","authenticated-orcid":false,"given":"Riduan","family":"Khaddam-Aljameh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2944-9058","authenticated-orcid":false,"given":"Pier-Andrea","family":"Francese","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3826-5931","authenticated-orcid":false,"given":"Evangelos","family":"Eleftheriou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref30","first-page":"242","article-title":"A 351TOPS\/W and 372.4GOPS compute-in-memory SRAM macro in 7 nm FinFET CMOS for machine-learning applications","author":"dong","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042413"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703445"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614558"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2246791"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2929245"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317770"},{"key":"ref3","author":"hidaka","year":"2017","journal-title":"Embedded Flash Memory for Embedded Systems Technology Design for Sub-systems and Innovations"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref29","first-page":"474","article-title":"A 10 b 1.5 GS\/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14 nm CMOS FinFET","author":"kull","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab7794"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2020.00406"},{"key":"ref2","author":"keeth","year":"2000","journal-title":"DRAM Circuit Design A Tutorial"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2947008"},{"key":"ref1","volume":"40","author":"pavlov","year":"2008","journal-title":"CMOS SRAM Circuit Design and Parametric Test in Nano-scaled Technologies Frontiers in Electronic Testing"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2599536"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852662"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.45017"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2642820"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310332"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510682"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9336749\/09288639.pdf?arnumber=9288639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T15:02:41Z","timestamp":1639753361000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9288639\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":33,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3037871","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}