{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T16:55:20Z","timestamp":1777568120365,"version":"3.51.4"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation (SRC) for Task","doi-asserted-by":"publisher","award":["# 2712.022"],"award-info":[{"award-number":["# 2712.022"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tvlsi.2020.3039723","type":"journal-article","created":{"date-parts":[[2020,12,8]],"date-time":"2020-12-08T02:11:03Z","timestamp":1607393463000},"page":"149-161","source":"Crossref","is-referenced-by-count":8,"title":["On Database-Free Authentication of Microelectronic Components"],"prefix":"10.1109","volume":"29","author":[{"given":"Fengchao","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6138-4592","authenticated-orcid":false,"given":"Shubhra Deb","family":"Paul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patanjali","family":"Slpsk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit Ranjan","family":"Trivedi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6082-6961","authenticated-orcid":false,"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2930532"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342388"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509668"},{"key":"ref30","year":"2018","journal-title":"3 3V ECL Programmable Delay Chip"},{"key":"ref34","year":"2020","journal-title":"DOD Scientists Say Microchips in Weapons Can be Hacked"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2421933"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372589"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2016.2615609"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_1007"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116294"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372563"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2013.2279798"},{"key":"ref17","first-page":"37","article-title":"Machine learning attacks on 65nm arbiter PUFs: Accurate modeling poses strict bounds on usability","author":"hospodar","year":"2012","journal-title":"Proc IEEE Int Workshop Inf Forensics Secur (WIFS)"},{"key":"ref18","year":"2018","journal-title":"IEEE 1149 1 JTAG Boundary-Scan Testing in ALTERA devices"},{"key":"ref19","first-page":"1","year":"2013","journal-title":"IEEE Std 1149 1-2013 (Revision of IEEE Std 1149 1-2001) - Redline 1149 1-2013"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903807"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2014.2347918"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341361"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479227"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513108"},{"key":"ref7","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"Proc 44th ACM\/IEEE Design Automation Conf"},{"key":"ref2","year":"2012","journal-title":"Top 5 Counterfeited Semiconductors Analog ICs Top the List"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref1","year":"2015","journal-title":"Combat Counterfeits&#x2014;The Shocking Truth"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0022-y"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2326556"},{"key":"ref21","year":"2002","journal-title":"A Tutorial on Principal Components Analysis"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"1226","DOI":"10.2307\/2533464","article-title":"Resampling-based multiple testing: Examples and methods for P-value adjustment","volume":"50","author":"westfall","year":"1994","journal-title":"Biometrics"},{"key":"ref23","year":"2012","journal-title":"Modchipstore"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1073\/pnas.42.1.43","article-title":"A central limit theorem and a strong mixing condition","volume":"42","author":"rosenblatt","year":"1956","journal-title":"Proc Nat Acad Sci USA"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/75.4.800"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9311741\/09284445.pdf?arnumber=9284445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:22Z","timestamp":1652194222000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9284445\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":34,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3039723","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}