{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T03:10:38Z","timestamp":1775099438491,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Scientific Research Project of China","award":["2019603-001"],"award-info":[{"award-number":["2019603-001"]}]},{"name":"National Key Research and Development Project","award":["2020YFB2009500"],"award-info":[{"award-number":["2020YFB2009500"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tvlsi.2020.3041451","type":"journal-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T21:18:49Z","timestamp":1608326329000},"page":"347-358","source":"Crossref","is-referenced-by-count":3,"title":["Mitigating Cross-Core Cache Attacks via Suspicious Traffic Detection"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4068-7025","authenticated-orcid":false,"given":"Kai","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fengkai","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lutan","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9215-7632","authenticated-orcid":false,"given":"Rui","family":"Hou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6686-3819","authenticated-orcid":false,"given":"Zhenzhou","family":"Ji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Meng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"675","article-title":"Scattercache: Thwarting cache attacks via cache set randomization","author":"werner","year":"2019","journal-title":"Proc 28th USENIX Secur Symp (USENIX Secur )"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1655008.1655019"},{"key":"ref31","article-title":"A compiler assisted scheduler for detecting and mitigating cache-based side channel attacks","author":"khan","year":"2020","journal-title":"arXiv 2003 03850"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s10207-018-0411-7"},{"key":"ref36","article-title":"Randomized last-level caches are still vulnerable to cache side-channel attacks! But we can fix it","author":"song","year":"2020","journal-title":"arXiv 2008 01957"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2020.24086"},{"key":"ref34","first-page":"83","article-title":"A novel cache architecture with enhanced performance and security","author":"wang","year":"2008","journal-title":"Proc 41st IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080222"},{"key":"ref11","first-page":"451","article-title":"Hybcache: Hybrid side-channel-resilient caches for trusted execution environments","author":"dessouky","year":"2020","journal-title":"Proc 29th USENIX Secur Symp (USENIX Secur )"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116509"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref16","article-title":"Intel Xeon processor scalable family technical overview","author":"mulnix","year":"2017"},{"key":"ref17","year":"2014","journal-title":"Software Optimization Guide for AMD Family 15h Processors"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"ref19","first-page":"549","article-title":"Armageddon: Cache attacks on mobile devices","author":"lipp","year":"2016","journal-title":"Proc 25th USENIX Secur Symp (USENIX Security)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978324"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2897845.2897867"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978356"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23264"},{"key":"ref5","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","author":"gruss","year":"2015","journal-title":"Proc 24th USENIX Secur Symp (USENIX Security)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898086"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"ref2","first-page":"719","article-title":"Flush+ reload: A high resolution, low noise, L3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"Proc 23rd USENIX Secur Symp (USENIX Security)"},{"key":"ref9","first-page":"189","article-title":"STEALTHMEM: System-level protection against cache-based side channel attacks in the cloud","author":"kim","year":"2012","journal-title":"Proc 21st USENIX Secur Symp (USENIX Security)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref20","first-page":"427","article-title":"Dynamically finding minimal eviction sets can be quicker than you think for side-channel attacks against the LLC","author":"song","year":"2019","journal-title":"Proc 20th Int Symp Res Attacks Intrusions Defenses (RAID)"},{"key":"ref22","author":"menezes","year":"1996","journal-title":"Handbook of Applied Cryptography"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00042"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165152"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1137\/0217022"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9336749\/09298792.pdf?arnumber=9298792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:32Z","timestamp":1652194232000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9298792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":36,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3041451","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}