{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:56:26Z","timestamp":1756000586113,"version":"3.37.3"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"DARPA ERI 3DSOC Program","doi-asserted-by":"publisher","award":["HR001118C0096"],"award-info":[{"award-number":["HR001118C0096"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tvlsi.2020.3045417","type":"journal-article","created":{"date-parts":[[2021,1,10]],"date-time":"2021-01-10T02:38:46Z","timestamp":1610246326000},"page":"409-422","source":"Crossref","is-referenced-by-count":10,"title":["Variation-Aware Delay Fault Testing for Carbon-Nanotube FET Circuits"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1136-9220","authenticated-orcid":false,"given":"Sanmitra","family":"Banerjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9353-6397","authenticated-orcid":false,"given":"Arjun","family":"Chaudhuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3331-7958","authenticated-orcid":false,"given":"August","family":"Ning","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"The effects of process variations on performance and robustness of bulk CMOS and SOI implementations of C-elements","year":"2011","author":"al tarawneh","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.66.045411"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424295"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409815"},{"key":"ref31","first-page":"115","article-title":"A methodology for identifying high timing variability paths in complex designs","author":"srivastava","year":"2015","journal-title":"Proc IEEE 24th Asian Test Symp (ATS)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146993"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2223467"},{"key":"ref36","first-page":"8","article-title":"Accurate characterization of the variability in power consumption in modern mobile processors","author":"balaji","year":"2012","journal-title":"Proc HotPower"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629995"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2076323"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2946243"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629933"},{"key":"ref11","first-page":"167","article-title":"Burn-in","author":"vollertsen","year":"1999","journal-title":"Proc Integr Rel Workshop Final Rep"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584088"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.31"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.857704"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268334"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2457453"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976734"},{"journal-title":"Stanford Virtual-Source Carbon Nanotube Field-Effect Transistors Model","year":"2015","author":"lee","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-8540-5"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852674"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5235933"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref3","first-page":"182","article-title":"A metallic-CNT-tolerant carbon nanotube technology using asymmetrically-correlated CNTs (ACCNT)","author":"lin","year":"2009","journal-title":"Proc VTS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043591"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326856"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.01.003"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.2969237"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2995094"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.8b06511"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025169"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1493-8"},{"journal-title":"Small Delay Defect Testing","year":"2009","key":"ref46"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.53"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9976-4"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909796"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2201482"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529825"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2543659"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908366"},{"key":"ref23","first-page":"276","article-title":"PARADE: Parametric delay evaluation under process variation [IC modeling]","author":"lu","year":"2004","journal-title":"Proc ISSCS"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/78.3.691"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337370"},{"journal-title":"Web link","year":"2020","key":"ref43"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.901882"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9336749\/09316977.pdf?arnumber=9316977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:32Z","timestamp":1652194232000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9316977\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":46,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3045417","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}