{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T16:50:48Z","timestamp":1793206248130,"version":"4.5.0"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61874124"],"award-info":[{"award-number":["61874124"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61902375"],"award-info":[{"award-number":["61902375"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61674048"],"award-info":[{"award-number":["61674048"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61834006"],"award-info":[{"award-number":["61834006"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"Strategic Priority Research Program of the Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDC05030201"],"award-info":[{"award-number":["XDC05030201"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/tvlsi.2020.3046075","type":"journal-article","created":{"date-parts":[[2021,1,10]],"date-time":"2021-01-10T02:38:46Z","timestamp":1610246326000},"page":"472-484","source":"Crossref","is-referenced-by-count":47,"title":["Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System"],"prefix":"10.1109","volume":"29","author":[{"given":"Dawen","family":"Xu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ziyang","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5542-7306","authenticated-orcid":false,"given":"Cheng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5172-4736","authenticated-orcid":false,"given":"Ying","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuang","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0307-7236","authenticated-orcid":false,"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8082-4218","authenticated-orcid":false,"given":"Huawei","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3885-4912","authenticated-orcid":false,"given":"Kwang-Ting","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045324"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/AINAW.2007.183"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00024"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342139"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917428"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2019.00-23"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1991.155324"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2017.47"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.904080"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2018.00027"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/54.124519"},{"key":"ref2","article-title":"A Berkeley view of systems challenges for AI","author":"stoica","year":"2017","journal-title":"arXiv 1712 05855"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2016.12.038"},{"key":"ref20","first-page":"242","article-title":"A 28 nm SoC with a 1.2 GHz 568nJ\/prediction sparse deep-neural-network engine with >0.1 timing error rate tolerance for IoT applications","author":"whatmough","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/UEMCON47517.2019.8992929"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2018.2844341"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028901"},{"key":"ref23","first-page":"166t","article-title":"Considerations of integrating computing-in-memory and processing-in-sensor into convolutional neural network accelerators for low-power edge devices","author":"tang","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2018.00066"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675739"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819861"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337200"},{"key":"ref57","article-title":"Speech commands: A dataset for limited-vocabulary speech recognition","author":"warden","year":"2018","journal-title":"arXiv 1804 03209"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-014-0733-5"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia.2019.00039"},{"key":"ref53","first-page":"593","article-title":"Retraining-based timing error mitigation for hardware neural networks","author":"deng","year":"2015","journal-title":"2012 Design Automation & Test in Europe Conference & Exhibition (DATE) DATE"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368656"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2018.8645906"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000149"},{"key":"ref12","first-page":"1","article-title":"A hybrid computing architecture for fault-tolerant deep learning accelerators","author":"xu","year":"2020","journal-title":"Proc IEEE 38th Int Conf Comput Design (ICCD)"},{"key":"ref13","article-title":"YOLO9000: Better, faster, stronger","author":"redmon","year":"2016","journal-title":"arXiv 1612 08242"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref15","first-page":"1","article-title":"Long short-term memory recurrent neural network architectures for large scale acoustic modeling","author":"sak","year":"2014","journal-title":"Proc 15th Annu Conf Int Speech Commun Assoc"},{"key":"ref16","article-title":"Unsupervised representation learning with deep convolutional generative adversarial networks","author":"radford","year":"2015","journal-title":"arXiv 1511 06434"},{"key":"ref17","first-page":"1237","article-title":"Flexible, high performance convolutional neural networks for image classification","volume":"2","author":"cire?an","year":"2011","journal-title":"Proc Intern Joint Conf Artificial Intel (IJCAI)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898003"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062307"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.876577"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/72.238315"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3289185"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.917334"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEOT.2016.7754760"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465834"},{"key":"ref49","year":"2018","journal-title":"7 Series FPGA Configuration User Guide"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSREW.2018.00024"},{"key":"ref46","year":"2019","journal-title":"DeepBurning Automatic Generation of FPGA-based Learning Accelerators for the Neural Network Family"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317742"},{"key":"ref48","year":"2016","journal-title":"AXI HWICAP v3 0 LogiCORE IP Product Guide (PG134)"},{"key":"ref47","year":"2018","journal-title":"Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ATS47505.2019.000-8"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2016.2536172"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2855145"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2915656"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9361476\/09316989.pdf?arnumber=9316989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:22Z","timestamp":1652194222000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9316989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":57,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3046075","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}