{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,13]],"date-time":"2025-11-13T07:24:14Z","timestamp":1763018654560,"version":"build-2065373602"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/tvlsi.2020.3046605","type":"journal-article","created":{"date-parts":[[2023,11,27]],"date-time":"2023-11-27T15:20:45Z","timestamp":1701098445000},"page":"2112-2125","source":"Crossref","is-referenced-by-count":2,"title":["Reducing Power Dissipation in Memory Repair for High Fault Rates"],"prefix":"10.1109","volume":"31","author":[{"given":"Panagiota","family":"Papavramidou","sequence":"first","affiliation":[{"name":"TIMA Laboratory (CNRS, Grenoble INP, UJF), Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1091-9339","authenticated-orcid":false,"given":"Michael","family":"Nicolaidis","sequence":"additional","affiliation":[{"name":"TIMA Laboratory (CNRS, Grenoble INP, UJF), Grenoble, France"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041777"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1989.56835"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.165332"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2000.856639"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743312"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966724"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863189"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903940"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253672"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2008.4734563"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/6.833029"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2005.007"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-6993-4","volume-title":"Soft Errors in Modern Electronic","author":"Nicolaidis","year":"2011"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7958-2"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977291"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479618"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569372"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2007.33"},{"key":"ref23","first-page":"1","article-title":"Highly-associative caches for low-power processors","volume-title":"Proc. 33rd Int. Symp. Microarchitecture, Kool Chips Workshop","author":"Zhang"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2887052"},{"volume-title":"Alpha 21164 Microprocessor Data Sheet","year":"1998","key":"ref25"},{"volume-title":"Intel Xeon Processor E5-1600\/2400\/2600\/4600 V3 Product Families; Datasheet","year":"2015","key":"ref26"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2170593"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10328903\/10328929.pdf?arnumber=10328929","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T18:02:21Z","timestamp":1761242541000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10328929\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":28,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3046605","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}