{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T15:19:17Z","timestamp":1783610357285,"version":"3.55.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) grant funded by the Korea Government","doi-asserted-by":"publisher","award":["2020R1A4A4079177"],"award-info":[{"award-number":["2020R1A4A4079177"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center (IDEC), Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/tvlsi.2020.3047056","type":"journal-article","created":{"date-parts":[[2021,1,14]],"date-time":"2021-01-14T22:18:54Z","timestamp":1610662734000},"page":"499-511","source":"Crossref","is-referenced-by-count":2,"title":["Allocation of Always-On State Retention Storage for Power Gated Circuits\u2014Steady-State- Driven Approach"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7681-9552","authenticated-orcid":false,"given":"Taehwan","family":"Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2796-518X","authenticated-orcid":false,"given":"Heechun","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6114-3772","authenticated-orcid":false,"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001354"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203833"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942064"},{"key":"ref13","first-page":"1","article-title":"Iwls2005 benchmarks","author":"albrecht","year":"2005","journal-title":"Proc IWLS"},{"key":"ref14","year":"1999","journal-title":"Opencores"},{"key":"ref15","first-page":"1","article-title":"The igraph software package for complex network research","volume":"1695","author":"csardi","year":"2006","journal-title":"Interjournal"},{"key":"ref16","year":"2019"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-4271-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2293881"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429448"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2286029"},{"key":"ref5","article-title":"Standby power management architecture for deep-submicron systems","author":"sheets","year":"2006"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744905"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2373031"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393936"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1835420.1835421"},{"key":"ref9","article-title":"Systems and methods for partial retention synthesis","author":"chang","year":"2015"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9361476\/09325059.pdf?arnumber=9325059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:22Z","timestamp":1652194222000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9325059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":17,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3047056","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}