{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:00:19Z","timestamp":1781884819001,"version":"3.54.5"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["GRC Task: 2930.001"],"award-info":[{"award-number":["GRC Task: 2930.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/tvlsi.2020.3048829","type":"journal-article","created":{"date-parts":[[2021,2,23]],"date-time":"2021-02-23T20:39:41Z","timestamp":1614112781000},"page":"485-498","source":"Crossref","is-referenced-by-count":81,"title":["Toward Functional Safety of Systolic Array-Based Deep Learning Hardware Accelerators"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5992-8554","authenticated-orcid":false,"given":"Shamik","family":"Kundu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5188-1651","authenticated-orcid":false,"given":"Suvadeep","family":"Banerjee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8848-1069","authenticated-orcid":false,"given":"Arnab","family":"Raha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Suriyaprakash","family":"Natarajan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6431-7512","authenticated-orcid":false,"given":"Kanad","family":"Basu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"598","article-title":"Optimal brain damage","author":"lecun","year":"1990","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1993.5.3.473"},{"key":"ref12","article-title":"Fault-tolerance and two-level pipelining in VLSI systolic arrays","author":"kung","year":"1983"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/81.390269"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.660173"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2000.1663"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195997"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714885"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00025"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368656"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062935"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604049"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000110"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.223"},{"key":"ref1","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.298"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356177"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2908643"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2915656"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/0146-664X(80)90054-4"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9361476\/09327486.pdf?arnumber=9327486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:22Z","timestamp":1652194222000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9327486\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":23,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3048829","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}