{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:31Z","timestamp":1740133291541,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/tvlsi.2021.3049628","type":"journal-article","created":{"date-parts":[[2021,1,20]],"date-time":"2021-01-20T20:56:30Z","timestamp":1611176190000},"page":"580-590","source":"Crossref","is-referenced-by-count":1,"title":["Graph-Based Sparsification and Synthesis of Dense Matrices in the Reduction of <i>RLC<\/i> Circuits"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5902-5240","authenticated-orcid":false,"given":"Charalampos","family":"Antoniadis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nestor","family":"Evmorfopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgios","family":"Stamoulis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/3287624.3287658"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/3316781.3317751"},{"year":"1986","author":"ruehli","journal-title":"Circuit Analysis Simulation and Design Part 1","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1017\/CBO9780511810817"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ICCAD.2000.896465"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1016\/0024-3795(94)90486-3"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ICCAD.2004.1382547"},{"key":"ref17","first-page":"74","article-title":"SAPOR: Second-order Arnoldi method for passive order reduction of RCS circuits","author":"su","year":"2004","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design ICCAD"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1137\/1.9780898718713"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1002\/(SICI)1099-1506(199811\/12)5:6<461::AID-NLA141>3.0.CO;2-V"},{"key":"ref4","first-page":"736","article-title":"Sparse implicit projection (SIP) for reduction of general many-terminal networks","author":"ye","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/22.310584"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISVLSI.2007.73"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCAD.2010.2090751"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TCAD.2011.2166075"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ICCAD.1999.810649"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TVLSI.2009.2024343"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCAD.2003.814949"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TCAD.2004.840545"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/43.712097"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1016\/S0096-3003(02)00478-2"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/43.644034"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/ISCAS.2007.378521"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1137\/08074489X"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1215\/S0012-7094-66-03324-2"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1145\/2897937.2898094"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1137\/080734029"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9361476\/09328823.pdf?arnumber=9328823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:22Z","timestamp":1652194222000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9328823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":27,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3049628","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}