{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T16:25:54Z","timestamp":1777566354750,"version":"3.51.4"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tvlsi.2021.3056316","type":"journal-article","created":{"date-parts":[[2021,2,15]],"date-time":"2021-02-15T21:55:27Z","timestamp":1613426127000},"page":"871-882","source":"Crossref","is-referenced-by-count":14,"title":["A 6-Bit 1.5-GS\/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1771-7182","authenticated-orcid":false,"given":"Azad","family":"Mahmoudi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pooya","family":"Torkzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2884-7062","authenticated-orcid":false,"given":"Massoud","family":"Dousti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2372033"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579318"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346611"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013765"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2162465"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185356"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2018.03.005"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259036"},{"key":"ref16","article-title":"Successive approximation converter","author":"maloberti","year":"2007","journal-title":"Data Converters"},{"key":"ref17","first-page":"215","article-title":"A 6-bit 220-MS\/s time-interleaving SAR ADC in 0.18-$\\mu\\text{m}$\n digital CMOS process","author":"liu","year":"2009","journal-title":"Proc Int Symp VLSI Design Automat Test"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"ref28","year":"2020","journal-title":"IEEE P802 3ap Task Force Channel Model Material"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"ref27","first-page":"446","article-title":"A 16 Gb\/s source-series terminated transmitter in 65 nm CMOS SOI","author":"menolfi","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001934"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1109\/JSSC.2015.2504555","article-title":"A 10 Gb\/s hybrid ADC-based receiver with embedded analog and per-symbol dynamically enabled digital equalization","volume":"51","author":"shafik","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757482"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364032"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/49.87640"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2018.2853080"},{"key":"ref2","first-page":"436","article-title":"A 12.5 Gb\/s SerDes in 65 nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery","author":"harwood","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","first-page":"473","article-title":"A 2.2 Gbps CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation","author":"sohn","year":"2003","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047473"},{"key":"ref20","first-page":"386","article-title":"A 10b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892156"},{"key":"ref21","author":"murmann","year":"2020","journal-title":"ADC Performance Survey 1997–2020"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2358568"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.910473"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9416715\/09354237.pdf?arnumber=9354237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:24Z","timestamp":1652194224000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9354237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":31,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3056316","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}