{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,26]],"date-time":"2026-07-26T03:54:01Z","timestamp":1785038041609,"version":"3.55.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"ILI Technology Corporation, Taiwan"},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 108-2221-E-005-009"],"award-info":[{"award-number":["MOST 108-2221-E-005-009"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tvlsi.2021.3056506","type":"journal-article","created":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T02:47:11Z","timestamp":1613184431000},"page":"883-894","source":"Crossref","is-referenced-by-count":9,"title":["A Wide-Range Folded-Tuned Dual-DLL-Based Clock-Deskewing Circuit for Core-to-Core Links"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5335-3665","authenticated-orcid":false,"given":"Ching-Yuan","family":"Yang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Miao-Shan","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ai-Jia","family":"Chuang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2182216"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843596"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800922"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1109\/JSSC.2002.1004577","article-title":"A low-jitter wide-range skew-calibrated dual-loop DLL using antifuse circuitry for high-speed DRAM","volume":"37","author":"kim","year":"2002","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848035"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2017.8010155"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350995"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"266","DOI":"10.1109\/4.902767","article-title":"a one-wire approach for skew-compensating clock distribution based on bidirectional techniques","volume":"36","author":"yang","year":"2001","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2006.885604"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.881198"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215394"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271574"},{"key":"ref8","first-page":"2026","article-title":"A mismatch-insensitive skew compensation architecture for clock synchronization in 3-D ICs","volume":"24","author":"sandhu","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2014.6834902"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434002"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2894104"},{"key":"ref1","first-page":"514","article-title":"A chip-package hybrid DLL loop and clock distribution network for low-jitter clock delivery","author":"chung","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840955"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1017\/9781108626200"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874036"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.68134"},{"key":"ref26","first-page":"2040","article-title":"Total jitter of delay-locked loops due to four main jitter sources","volume":"24","author":"gholami","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004532"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9416715\/09354020.pdf?arnumber=9354020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:24Z","timestamp":1652194224000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9354020\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3056506","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}