{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T04:52:26Z","timestamp":1780635146296,"version":"3.54.1"},"reference-count":88,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1700914"],"award-info":[{"award-number":["1700914"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tvlsi.2021.3056674","type":"journal-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T12:20:40Z","timestamp":1613823640000},"page":"857-870","source":"Crossref","is-referenced-by-count":9,"title":["A Comprehensive Framework for Analysis of Time-Dependent Performance-Reliability Degradation of SRAM Cache Memory"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8273-5769","authenticated-orcid":false,"given":"Rui","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3630-1003","authenticated-orcid":false,"given":"Kexin","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6623-9231","authenticated-orcid":false,"given":"Zhaocheng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5057-4916","authenticated-orcid":false,"given":"Taizhi","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6367-3857","authenticated-orcid":false,"given":"Wenshan","family":"Cai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8244-4793","authenticated-orcid":false,"given":"Linda","family":"Milor","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2535663"},{"key":"ref72","first-page":"3b-4-1","article-title":"Investigation of logic circuit soft error rate (SER) in 14 nm FinFET technology","author":"uemura","year":"2016","journal-title":"Proc IEEE Int Rel Phys Symp (IRPS)"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2495130"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112728"},{"key":"ref76","year":"2020","journal-title":"MiBench benchmark"},{"key":"ref77","article-title":"McPAT 1.0: An integrated power, area, and timing modeling framework for multicore architecture","author":"li","year":"2009"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1587\/elex.15.20180502"},{"key":"ref75","year":"2020","journal-title":"SPEC CPU 2006"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.04.002"},{"key":"ref78","article-title":"HotSpot 6.0: Validation, acceleration and extension","author":"zhang","year":"2015"},{"key":"ref79","year":"2020","journal-title":"GEM5ToMcPAT"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936352"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2188633"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2047091"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISDRS.2009.5378198"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2281986"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2157828"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164543"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2011.03.097"},{"key":"ref60","first-page":"1452","article-title":"Low power and robust 7T dual-V? SRAM circuit","author":"tawfik","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.113487"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2367234"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530881"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2004323"},{"key":"ref64","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1147\/rd.144.0395","article-title":"A class of optimal minimum odd-weight-column SEC-DED codes","volume":"14","author":"hsiao","year":"1970","journal-title":"IBM J Res Develop"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/92.645063"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref66","first-page":"461","article-title":"Energy-efficient cache design using variable-strength error-correcting codes","author":"alameldeen","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2017645"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2019.8929354"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2947425"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE46568.2020.9042979"},{"key":"ref2","first-page":"232","article-title":"A 14 nm FinFET 128 Mb 6T SRAM with VMIN-enhancement techniques for low-power applications","author":"song","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818336"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000175"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.113486"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2956923"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2005.858496"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.901837"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.822735"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.901851"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574505"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203856"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356656"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2096225"},{"key":"ref57","first-page":"659","article-title":"A 0.56-V 128 kb 10T SRAM using column line assist (CLA) scheme","author":"okumura","year":"2009","journal-title":"Proc Int Symp Quality Electronic Design"},{"key":"ref56","first-page":"628","article-title":"A 32 kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS","author":"chang","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref55","first-page":"222","article-title":"A differential data aware power-supplied (D²AP) 8T SRAM cell with expanded write\/read stabilities for lower VDDmin applications","author":"chang","year":"2009","journal-title":"Proc VLSI Circuit Symp"},{"key":"ref54","first-page":"222","article-title":"A 45 nm 0.6 V cross-point 8T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"Proc VLSI Circuit Symp"},{"key":"ref53","first-page":"50","article-title":"Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nm","author":"tega","year":"2009","journal-title":"Proc Symp VLSI Technol"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.900684"},{"key":"ref10","first-page":"308","article-title":"5.6 Mb\/mm² 1R1W 8T SRAM arrays operating down to 560 mV utilizing small-signal sensing with charge-shared bitline and asymmetric sense amplifier in 14 nm FinFET CMOS technology","author":"keane","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2864267"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.03.007"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2818691"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.908167"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2746798"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2712763"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715143"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2296358"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2902881"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1214\/aos\/1176347963"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2019.8791536"},{"key":"ref83","first-page":"2825","article-title":"Scikit-learn: Machine learning in Python","volume":"12","author":"pedregosa","year":"2011","journal-title":"J Mach Learn Res"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2019.8704595"},{"key":"ref80","year":"2020","journal-title":"Predictive Technology Model"},{"key":"ref4","first-page":"196","article-title":"A 23.6 Mb\/mm² SRAM in 10-nm FinFET technology with pulsed PMOS TVC and stepped-WL for low-voltage applications","author":"guo","year":"2018","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418029"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310252"},{"key":"ref5","first-page":"206","article-title":"A 7 nm 256 Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-VMIN applications","author":"chang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref85","year":"2020","journal-title":"Py-Earth 0 1 0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2100834"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1116\/1.3072919"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3017950"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2909086"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063051"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2193868"},{"key":"ref45","first-page":"23","article-title":"A comparative study of NBTI and PBTI (charge trapping) in SiO?\/HfO? stacks with FUSI, TiN, Re gates","author":"zafar","year":"2006","journal-title":"Symp VLSI Technol Dig Tech"},{"key":"ref48","year":"2020","journal-title":"FinFET Design Manufacturability and Reliability"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2020.2984957"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241840"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593101"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2018.2839612"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2019.2913258"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9416715\/9358176-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9416715\/09358176.pdf?arnumber=9358176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:23Z","timestamp":1652194223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9358176\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":88,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3056674","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}