{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T20:22:36Z","timestamp":1792786956823,"version":"4.5.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Himax Technologies Inc."},{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["MOST 108-2221-E-006-147-MY2"],"award-info":[{"award-number":["MOST 108-2221-E-006-147-MY2"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tvlsi.2021.3057921","type":"journal-article","created":{"date-parts":[[2021,2,23]],"date-time":"2021-02-23T16:06:30Z","timestamp":1614096390000},"page":"973-984","source":"Crossref","is-referenced-by-count":20,"title":["Dataflow-Aware Macro Placement Based on Simulated Evolution Algorithm for Mixed-Size Designs"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8637-2144","authenticated-orcid":false,"given":"Jai-Ming","family":"Lin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"You-Lun","family":"Deng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ya-Chu","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jia-Jian","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Po-Chen","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691141"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228498"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2102780"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585498"},{"key":"ref14","first-page":"89","article-title":"Constructing red-black trees","volume":"22","author":"hinze","year":"1999","journal-title":"Proc WAAAPL"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062254"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1109\/TVLSI.2003.816137","article-title":"Corner sequence—A P-admissible floorplan representation with a worst case linear-time packing scheme","volume":"11","author":"lin","year":"2003","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2867833"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1984.1270061"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055179"},{"key":"ref3","year":"2020","journal-title":"Himax Technologies"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927760"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203819"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593206"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref2","year":"2020","journal-title":"Cadence"},{"key":"ref1","year":"2020","journal-title":"Synopsys"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428007"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714812"},{"key":"ref22","first-page":"568","article-title":"Placement with alignment and performance constraints using the $\\text{B}\\ast$\n-tree representation","author":"wu","year":"2004","journal-title":"Proc ICCD"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160935"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9416715\/09360844.pdf?arnumber=9360844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T10:50:23Z","timestamp":1652179823000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9360844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":22,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3057921","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}