{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T15:58:09Z","timestamp":1781279889036,"version":"3.54.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Instituci\u00f3n Universitaria Antonio Jos\u00e9 Camacho, Cali, Colombia","award":["PI-0418"],"award-info":[{"award-number":["PI-0418"]}]},{"DOI":"10.13039\/501100007329","name":"Universidad del Valle, Cali, Colombia","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100007329","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tvlsi.2021.3057985","type":"journal-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T12:20:40Z","timestamp":1613823640000},"page":"657-666","source":"Crossref","is-referenced-by-count":5,"title":["Design of an S-ECIES Cryptoprocessor Using Gaussian Normal Bases Over GF(2<sup>\n                     <i>m<\/i>\n                  <\/sup>)"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7699-4230","authenticated-orcid":false,"given":"Paulo","family":"Realpe-Munoz","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4091-1055","authenticated-orcid":false,"given":"Jaime","family":"Velasco-Medina","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guillermo","family":"Adolfo-David","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2018.8585569"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCI.2018.8441393"},{"key":"ref30","article-title":"A statistical test suite for random and pseudorandom number generators for cryptographic applications","author":"rukhin","year":"2010"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"1223","DOI":"10.1109\/TVLSI.2015.2453360","article-title":"High-performance pipelined architecture of elliptic curve scalar multiplication over GF$(2^{m}$\n)","volume":"24","author":"lijuan","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2186104"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-018-2317-6"},{"key":"ref13","first-page":"423","article-title":"Hardware architecture design of AES cryptosystem with 163-bit elliptic curve","author":"kanda","year":"2018","journal-title":"Advanced Multimedia and Ubiquitous Engineering"},{"key":"ref14","first-page":"12","article-title":"Hardware architectures for elliptic curve cryptoprocessors using polynomial and Gaussian normal basis over GF(2233)","volume":"6480","author":"trujillo","year":"0","journal-title":"Transactions on Computational Science XI"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.22"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1041","DOI":"10.1109\/TC.2012.265","article-title":"Fast inversion in GF$(2^{m})$\n with normal bases using hybrid-double multipliers","volume":"63","author":"azarderakhsh","year":"2014","journal-title":"IEEE Trans Comput"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2859941"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1987-0866113-7"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.10"},{"key":"ref28","year":"2000","journal-title":"Federal Information Processing Standards Publications"},{"key":"ref4","article-title":"A survey of the elliptic curve integrated encryption scheme","volume":"2","author":"mart\u00ednez","year":"2010","journal-title":"J Comput Sci Eng"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2919891"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.03.006"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2230410"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2016.16.1.118"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/710\/1\/012022"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1016\/j.micpro.2016.02.013","article-title":"Parallelization of scalable elliptic curve cryptosystem processors in GF$(2^{m})$","volume":"45","author":"cinnati","year":"2016","journal-title":"Microprocessors Microsyst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2625241"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CAIS.2019.8769504"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2574620"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jestch.2017.07.002"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2345774"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.05.006"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2626375"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2481408"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2015.0337"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00079"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2720190"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9390228\/09359519.pdf?arnumber=9359519","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:32Z","timestamp":1652194232000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9359519\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":32,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3057985","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}