{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T23:59:41Z","timestamp":1767830381398,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tvlsi.2021.3058150","type":"journal-article","created":{"date-parts":[[2021,2,23]],"date-time":"2021-02-23T21:06:30Z","timestamp":1614114390000},"page":"631-642","source":"Crossref","is-referenced-by-count":6,"title":["Adaptive Sensing Voltage Modulation Technique in Cross-Point OTS-PRAM"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4695-8359","authenticated-orcid":false,"given":"Kwang Woo","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8803-1124","authenticated-orcid":false,"given":"Hyun Kook","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2654270"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref11","first-page":"1","article-title":"Te-based amorphous binary OTS device with excellent selector characteristics for x-point memory applications","author":"koo","year":"2016","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.2773688"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108152"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/0022-3093(70)90164-X"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-018-30207-0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998207"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms3629"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.2008.4731187"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.5126913"},{"key":"ref28","author":"razavi","year":"2002","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00106"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2435018"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776516"},{"key":"ref29","year":"2017","journal-title":"Intel Optane Specifications"},{"key":"ref5","first-page":"1","article-title":"A stackable cross point phase change memory","author":"kau","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref8","year":"2015","journal-title":"Intel and micron produce breakthrough memory technology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614680"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref9","first-page":"48","article-title":"Enhanced write performance of a 64 Mb phase-change random access memory","volume":"1","author":"oh","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","year":"2018","journal-title":"The Technology Stacks of High Performance Computing and Big Data Computing What They Can Learn From Each Other"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1116\/1.4889999"},{"key":"ref22","year":"2015","journal-title":"Sentaurus Device User Guide K-2015 06-SP1"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181076"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2078822"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2910846"},{"key":"ref26","article-title":"Ovonic threshold-switching GexSey chalcogenide materials: Stoichiometry, trap nature, and material relaxation from first principles","volume":"14","author":"clima","year":"2020","journal-title":"Phys Status SolidiRapid Res Lett"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.78.035308"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9390228\/09360840.pdf?arnumber=9360840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:32Z","timestamp":1652194232000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9360840\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":30,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3058150","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}