{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T21:40:54Z","timestamp":1779313254795,"version":"3.51.4"},"reference-count":73,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Union\u2019s Horizon 2020 Research and Innovation Program through project \u201cOPRECOMP\u201d","doi-asserted-by":"publisher","award":["732631"],"award-info":[{"award-number":["732631"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tvlsi.2021.3058162","type":"journal-article","created":{"date-parts":[[2021,3,4]],"date-time":"2021-03-04T20:51:37Z","timestamp":1614891097000},"page":"677-690","source":"Crossref","is-referenced-by-count":56,"title":["Arnold: An eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End Nodes"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2931-0435","authenticated-orcid":false,"given":"Pasquale Davide","family":"Schiavone","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0651-5393","authenticated-orcid":false,"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6688-1603","authenticated-orcid":false,"given":"Alfio","family":"Di Mauro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank K.","family":"Gurkaynak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Saxe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ket Chong","family":"Yap","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref73","year":"2021","journal-title":"PolarFire SoC Advance Product Overview"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2016.2605628"},{"key":"ref71","first-page":"3123","article-title":"Binaryconnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref70","first-page":"6869","article-title":"Quantized neural networks: Training neural networks with low precision weights and activations","volume":"18","author":"hubara","year":"2017","journal-title":"J Mach Learn Res"},{"key":"ref39","year":"0"},{"key":"ref38","year":"0","journal-title":"Achronix Speedcore eFPGA"},{"key":"ref33","year":"2021","journal-title":"STMicroelectronics STM32L476xx Datasheet"},{"key":"ref32","year":"2021","journal-title":"NXP Power Consumption and Measurement of i MXRT1050"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2930412"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859319"},{"key":"ref37","year":"2021","journal-title":"Menta eFPGA IP Cores"},{"key":"ref36","year":"2021","journal-title":"Lattice Semiconductor iCE40 UltraLite Family Data Sheet"},{"key":"ref35","year":"2021","journal-title":"Microsemi IGLOO Nano Low Power Flash FPGAs Datasheet"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640145"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.015"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1016\/j.inffus.2017.11.005"},{"key":"ref61","year":"2021","journal-title":"EFLX EFLX 4K Product Brief for TSMC 12FFC+\/12FFC\/16FFC+\/FFC\/FF+"},{"key":"ref63","first-page":"96","article-title":"Comparison between Haar and Daubechies wavelet transformations on FPGA technology","volume":"2","author":"elfouly","year":"2008","journal-title":"Int J Comput Inf Syst Sci Eng"},{"key":"ref28","year":"2021","journal-title":"SmartFusion SmartFusion2 SoC"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715186"},{"key":"ref27","year":"0","journal-title":"Xilinx Zynq-7000 SoC"},{"key":"ref65","year":"2020","journal-title":"Inivation Dynamic Vision Platform"},{"key":"ref66","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1109\/TBCAS.2013.2281834","article-title":"Asynchronous binaural spatial audition sensor with 2×64×4 channel output","volume":"8","author":"liu","year":"2014","journal-title":"IEEE Trans Biomed Circuits Syst"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808288"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357068"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cps.2016.0020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2019.2900713"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2342509.2342513"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2574620"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2599927"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2018.2879146"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2018.8464146"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2757031"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2015.7348330"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2011.6119933"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062201"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2015.7301601"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964820"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993434"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2694322"},{"key":"ref56","first-page":"1","article-title":"?DMA: An autonomous I\/O subsystem for IoT end-nodes","author":"pullini","year":"2017","journal-title":"Proc 27th Int Symp Power Timing Modeling Optim Simulation (PATMOS)"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"key":"ref54","article-title":"The RISC-V instruction set manual","volume":"1","author":"waterman","year":"2019"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2908547"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218067"},{"key":"ref11","first-page":"322","article-title":"19.6 A 40-to-80 MHz sub-4?W\/MHz ULV cortex-M0 MCU SoC in 28 nm FDSOI with dual-loop adaptive back-bias generator for 20?s wake-up from deep fully retentive sleep mode","author":"bol","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","year":"2021","journal-title":"Quicklogic ArcticPro 2 eFPGA"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857019"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-019-01464-7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715173"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294916"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848647"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00032"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00067"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2019.2903532"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2019.2917066"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2280295"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MEMB.2010.936545"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3711645"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2912307"},{"key":"ref46","first-page":"34c","article-title":"A 16 nm 25 mm2 SoC with a 54.5× flexibility-efficiency range from dual-core arm cortex-A53 to eFPGA and cache-coherent accelerators","author":"whatmough","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2698019"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-016-3898-0"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref42","year":"2019","journal-title":"Silicon Labs EFM32 Giant Gecko 11 32bit Microcontrollers"},{"key":"ref41","year":"2019","journal-title":"NXP I MX 7ULP Applications Processor Consumer Products"},{"key":"ref44","year":"0","journal-title":"GreenWaves Technology GAP8 PRODUCT BRIEF"},{"key":"ref43","year":"0","journal-title":"Xilinx virtex ultrascale+family"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9390228\/09369856.pdf?arnumber=9369856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:33Z","timestamp":1652194233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9369856\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":73,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3058162","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}