{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,13]],"date-time":"2026-10-13T17:44:23Z","timestamp":1791913463827,"version":"4.3.4"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100014105","name":"FedDev Ontario","doi-asserted-by":"publisher","award":["815405"],"award-info":[{"award-number":["815405"]}],"id":[{"id":"10.13039\/100014105","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Windsor Essex Economic Development Corporation","award":["813674"],"award-info":[{"award-number":["813674"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tvlsi.2021.3058509","type":"journal-article","created":{"date-parts":[[2021,2,24]],"date-time":"2021-02-24T20:54:40Z","timestamp":1614200080000},"page":"667-676","source":"Crossref","is-referenced-by-count":48,"title":["An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FGPA Implementation"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4116-0778","authenticated-orcid":false,"given":"Moslem","family":"Heidarpur","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8512-6427","authenticated-orcid":false,"given":"Mitra","family":"Mirhassani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020088"},{"key":"ref38","first-page":"12","article-title":"FPGA based modified Karatsuba multiplier","volume":"10","author":"samanta","year":"2014","journal-title":"Proc Int Conf VLSI Signal Process (ICVSP)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs.2009.0039"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3021195"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619894"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.47"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-019-00210-w"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2859451"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2677962"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00037"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2017.2707085"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2778730"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2574620"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CSCloud\/EdgeCom.2019.00022"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IC3I.2016.7917979"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889459"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2391274"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2375640"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2851958"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2335031"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2600568"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922999"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3033928"},{"key":"ref27","first-page":"293","article-title":"Multiplication of many-digital numbers by automatic computers","volume":"145","author":"karatsuba","year":"1962","journal-title":"Doklady Akademii Nauk SSSR"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2866626"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TASE.2015.2511301"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2453360"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ipr.2018.5288"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2771535"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2433194"},{"key":"ref2","article-title":"Creating secure communication channels between processing elements","author":"vembu","year":"2017"},{"key":"ref9","first-page":"1118","article-title":"Research and implementation of RSA algorithm for encryption and decryption","volume":"2","author":"zhou","year":"2011","journal-title":"Proc 6th Int Forum Strategic Technol"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2017.65"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2210916"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/92.661252"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294649"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-019-00087-5"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2585980"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPCom.2015.7150666"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006080"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2918836"},{"key":"ref43","author":"percey","year":"2007","journal-title":"Advantages of the virtex-5 FPGA 6-input LUT architecture"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903289"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9390228\/09361753.pdf?arnumber=9361753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:33Z","timestamp":1652194233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9361753\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":43,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3058509","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}