{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:36:55Z","timestamp":1764175015943,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tvlsi.2021.3058730","type":"journal-article","created":{"date-parts":[[2021,2,25]],"date-time":"2021-02-25T20:57:10Z","timestamp":1614286630000},"page":"998-1008","source":"Crossref","is-referenced-by-count":17,"title":["A Very-Low-Voltage Frequency Divider in Folded MOS Current Mode Logic With Complementary n- and p-type Flip-Flops"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3880-2546","authenticated-orcid":false,"given":"Francesco","family":"Centurelli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5650-8212","authenticated-orcid":false,"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8011-8660","authenticated-orcid":false,"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC49505.2020.9218362"},{"key":"ref32","first-page":"1395","article-title":"A 0.78 mW inductor-less 21GHZ CML frequency divider in 65nm CMOS","author":"zhang","year":"2019","journal-title":"Proc IEEE 3rd Inf Technol Netw Electron Autom Control Conf (ITNEC)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822710"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258793"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2420597"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-2888-1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2006.264841"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2455874"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027507"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.03.007"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-018-1917-5"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2750207"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2018.8430320"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2919186"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9111968"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344532"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1109\/JSSC.2015.2497963","article-title":"A 4-to-10.5 Gb\/s continuous-rate digital clock and data recovery with automatic frequency acquisition","volume":"51","author":"shu","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2859757"},{"key":"ref29","first-page":"1","article-title":"A 0.5-V, 0.05-to-3.2 GHz, 4.1-to-6.4 GHz LC-VCO using E-TSPC frequency divider with forward body bias for sub-picosecond-jitter clock generation","author":"deng","year":"2010","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2762698"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2016.2615013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2681801"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2504274"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2941465"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2014.2365994"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3008487"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.885999"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882350"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.58284"},{"key":"ref26","first-page":"124t","article-title":"First demonstration of a full 28nm high-k\/metal gate circuit transfer from bulk to UTBB FDSOI technology through hybrid integration","author":"golanski","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2020.104755"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9416715\/09363274.pdf?arnumber=9363274","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:23Z","timestamp":1652194223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9363274\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":33,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3058730","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}