{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:13:30Z","timestamp":1774631610391,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Doctoral College Resilient Embedded Systems, which is run jointly by TU Wien\u2019s Faculty of Informatics and FH-Technikum Wien"},{"DOI":"10.13039\/501100001824","name":"Czech Science Foundation","doi-asserted-by":"publisher","award":["19-10137S"],"award-info":[{"award-number":["19-10137S"]}],"id":[{"id":"10.13039\/501100001824","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tvlsi.2021.3059518","type":"journal-article","created":{"date-parts":[[2021,2,25]],"date-time":"2021-02-25T20:57:10Z","timestamp":1614286630000},"page":"716-729","source":"Crossref","is-referenced-by-count":17,"title":["FEECA: Design Space Exploration for Low-Latency and Energy-Efficient Capsule Network Accelerators"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0689-4776","authenticated-orcid":false,"given":"Alberto","family":"Marchisio","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9399-9313","authenticated-orcid":false,"given":"Vojtech","family":"Mrazek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9841-6132","authenticated-orcid":false,"given":"Muhammad Abdullah","family":"Hanif","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2607-8135","authenticated-orcid":false,"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3030610"},{"key":"ref38","article-title":"Capstore: Energy-efficient design and management of the on-chip memory for capsulenet inference accelerators","volume":"abs 1902 1151","author":"marchisio","year":"2019","journal-title":"CoRR"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2013.6706807"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref31","article-title":"A cross-layer approach towards developing efficient embedded deep learning systems","author":"hanif","year":"2021","journal-title":"Proc MICPRO"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3039858"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN48605.2020.9207533"},{"key":"ref36","first-page":"1","article-title":"Automatic differentiation in PyTorch","author":"paszke","year":"2017","journal-title":"Proc NIPS Autodiff Workshop"},{"key":"ref35","article-title":"Novel deep learning model for traffic sign detection using capsule networks","volume":"abs 1805 4424","author":"kumar","year":"2018","journal-title":"CoRR"},{"key":"ref34","first-page":"1","article-title":"Rectified linear units improve restricted Boltzmann machines","author":"nair","year":"2010","journal-title":"Proc Int Conf Mach Learn (ICML)"},{"key":"ref10","first-page":"1","article-title":"NASCaps: A framework for neural architecture search to optimize the accuracy and hardware efficiency of convolutional capsule networks","author":"marchisio","year":"2020","journal-title":"Proc 39th Int Conf Comput -Aided Design ICCAD"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54157-0_18"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743766"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001138"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.29"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2924215"},{"key":"ref4","first-page":"3859","article-title":"Dynamic routing between capsules","author":"sabour","year":"2017","journal-title":"Proc NeurIPS"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322255"},{"key":"ref3","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc NIPS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LGRS.2019.2912582"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116393"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21735-7_6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/P19-1150"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8683163"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2005.1556215"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.01098"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.691"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2018.1575"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2879434"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00105"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2018.8649988"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714922"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3390\/fi12070113"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17339-4_2"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322258"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9390228\/09363276.pdf?arnumber=9363276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:33Z","timestamp":1652194233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9363276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":44,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3059518","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}