{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T13:48:02Z","timestamp":1756993682583,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Cumulative Professional Development Allowance (CPDA) Grant"},{"name":"Bharat Sarkar"},{"DOI":"10.13039\/501100008788","name":"National Institute of Technology Karnataka","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008788","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tvlsi.2021.3059662","type":"journal-article","created":{"date-parts":[[2021,3,2]],"date-time":"2021-03-02T21:08:54Z","timestamp":1614719334000},"page":"1009-1021","source":"Crossref","is-referenced-by-count":19,"title":["Dugdugi: An Optimal Fault Addressing Scheme for Octagon-Like On-Chip Communication Networks"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7923-9767","authenticated-orcid":false,"given":"Biswajit","family":"Bhowmik","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2953878"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05792-1"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702409"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NCC.2016.7561197"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/INDICON.2015.7443393"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269230"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907263"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2204909"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-017-5655-z"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2012.13"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3243214"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2628058"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2588482"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3241050"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5410933"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.48"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2240324"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPCC.2014.6986289"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3291532"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.10.014"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2019.00038"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5246-3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54422-9_1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926985"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.202"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2803478"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474401"},{"key":"ref7","first-page":"1","article-title":"Trading off area, yield and performance via hybrid redundancy in multi-core architectures","author":"gao","year":"2013","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2865948"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231078"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538284"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2014.6881058"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2009.10.002"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689074"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184540"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818755"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2481411"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9416715\/09366728.pdf?arnumber=9366728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:24Z","timestamp":1652194224000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9366728\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":39,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3059662","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}