{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T19:24:04Z","timestamp":1769282644235,"version":"3.49.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tvlsi.2021.3061649","type":"journal-article","created":{"date-parts":[[2021,3,10]],"date-time":"2021-03-10T21:27:50Z","timestamp":1615411670000},"page":"843-856","source":"Crossref","is-referenced-by-count":11,"title":["Wide-Range Many-Core SoC Design in Scaled CMOS: Challenges and Opportunities"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1548-9876","authenticated-orcid":false,"given":"Sriram","family":"Vangal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9908-669X","authenticated-orcid":false,"given":"Somnath","family":"Paul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4220-3346","authenticated-orcid":false,"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5213-9739","authenticated-orcid":false,"given":"Saurabh","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2428-7099","authenticated-orcid":false,"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5927-8339","authenticated-orcid":false,"given":"Harish","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0317-4332","authenticated-orcid":false,"given":"James","family":"Tschanz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5207-1079","authenticated-orcid":false,"given":"Vivek","family":"De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4194-1347","authenticated-orcid":false,"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"114c","article-title":"Statistical characterization of radiation-induced pulse waveforms and flip-flop soft errors in 14 nm tri-gate CMOS using a back-sampling chain (BSC) technique","author":"kumar","year":"2017","journal-title":"Proc Symp VLSI Technol"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020391"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185354"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5213921"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"ref30","first-page":"77","article-title":"Dynamic power-performance adaptation of parallel computation on chip multiprocessors","author":"li","year":"2006","journal-title":"Proc Int Symp High-Perform Comput Arch"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885060"},{"key":"ref36","first-page":"1","article-title":"Digitally controlled voltage regulator using oscillator-based ADC with fast-transient-response and wide dropout range in 14 nm CMOS","author":"mahajan","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062972"},{"key":"ref34","first-page":"98","article-title":"Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER$8^{\\text{TM}}$\n microprocessor","author":"toprak-deniz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","first-page":"30c","article-title":"A 3.6 GB\/s 1.3 mW 400 mV 0.051 mm2 near-threshold voltage resilient router in 22 nm tri-gate CMOS","author":"paul","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref40","first-page":"21.5.1","article-title":"Neutron soft error rate measurements in a 90-nm CMOS process and scaling trends in SRAM from 0.25-${\\mu}\\text{m}$\n to 90-nm generation","author":"hazucha","year":"2003","journal-title":"IEDM Tech Dig"},{"key":"ref11","first-page":"12t","article-title":"A 14 nm SoC platform technology featuring 2nd generation tri-gate transistors, 70 nm gate pitch, 52 nm metal pitch, and $0.0499~{\\mu}\\text{m}^{2}$\n SRAM cells, optimized for low power, high performance and high density SoC products","author":"jan","year":"2015","journal-title":"Proc Symp VLSI Technol"},{"key":"ref12","year":"2020","journal-title":"Intel Quark Processors"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2638465"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094579"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946138"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268521"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433815"},{"key":"ref18","first-page":"234","article-title":"Capacitive-coupling wordline boosting with self-induced $\\text{V}_{\\text{CC}}$\n collapse for write $\\text{V}_{\\text{MIN}}$\n reduction in 22-nm 8T SRAM","author":"kulkarni","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228571"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/1013235.1013265","article-title":"Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits","author":"calhoun","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0469"},{"key":"ref6","first-page":"66","article-title":"A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS","author":"jain","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref5","first-page":"657","article-title":"A 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and $0.57~{\\mu}\\text{m}_{2}$\n SRAM cell","author":"bai","year":"2004","journal-title":"IEDM Tech Dig"},{"key":"ref8","first-page":"3.1.1","article-title":"A 22 nm SoC platform technology featuring 3-D tri-gate and high-k\/metal gate, optimized for ultra low power, high performance and high density SoC applications","author":"jan","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref7","first-page":"1","article-title":"A 32 nm SoC platform technology with 2nd generation high-k\/metal gate transistors optimized for ultra low power, high performance, and high density product applications","author":"jan","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573593"},{"key":"ref9","first-page":"178","article-title":"A 280 mV-to-1.1 V 256 b reconfigurable SIMD vector permutation engine with 2-dimensional shuffle in 22 nm CMOS","author":"hsu","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref21","first-page":"112","article-title":"Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance","author":"tschanz","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.91"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2159993"},{"key":"ref23","first-page":"42","article-title":"A 5.1 GHz 0.34 mm2 router for network-on-chip applications","author":"vangal","year":"2007","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065751"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9416715\/09374565.pdf?arnumber=9374565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:23Z","timestamp":1652194223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9374565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":41,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3061649","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}