{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,31]],"date-time":"2026-10-31T20:22:48Z","timestamp":1793478168949,"version":"4.5.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tvlsi.2021.3061921","type":"journal-article","created":{"date-parts":[[2021,3,10]],"date-time":"2021-03-10T21:27:50Z","timestamp":1615411670000},"page":"1022-1032","source":"Crossref","is-referenced-by-count":42,"title":["Low-Power Retentive True Single-Phase-Clocked Flip-Flop With Redundant-Precharge-Free Operation"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9386-8030","authenticated-orcid":false,"given":"Heng","family":"You","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jia","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zenghui","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9102-2111","authenticated-orcid":false,"given":"Shushan","family":"Qiao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870399"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2768406"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939890"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469392"},{"key":"ref14","first-page":"338","article-title":"A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40 nm CMOS","author":"teh","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2332532"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875089"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757516"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2763423"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2017.2764857"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2912307"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2907774"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2867746"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2223036"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2978137"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2030199"},{"key":"ref7","first-page":"1","article-title":"A 0.4 V 0.5fJ\/cycle TSPC flip-flop in 65 nm LP CMOS with retention mode controlled by clock-gating cells","author":"moreau","year":"2019","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2658670"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252032"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2010.05.010"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2042613"},{"key":"ref22","first-page":"1","article-title":"A high performance SEU-tolerant latch for nanoscale CMOS technology","author":"huang","year":"2014","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.51"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168758"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2887215"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2729884"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9416715\/09374569.pdf?arnumber=9374569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:23Z","timestamp":1652194223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9374569\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":27,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3061921","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}