{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T15:11:28Z","timestamp":1781622688546,"version":"3.54.5"},"reference-count":61,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tvlsi.2021.3062293","type":"journal-article","created":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T20:34:20Z","timestamp":1616445260000},"page":"925-935","source":"Crossref","is-referenced-by-count":41,"title":["SIXOR: Single-Cycle In-Memristor XOR"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1295-0332","authenticated-orcid":false,"given":"Nima","family":"TaheriNejad","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS44328.2019.8961312"},{"key":"ref38","author":"radakovits","year":"2019","journal-title":"Second (v2 0) LTSpice Implementation of VTEAM"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3149-1"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2706299"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-019-51039-6"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2018.8388838"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0806642106"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0006-8"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.201900082"},{"key":"ref20","year":"2017","journal-title":"Knowm Inc"},{"key":"ref22","year":"2017","journal-title":"Crossbar"},{"key":"ref21","author":"hilson","year":"2015","journal-title":"Panasonic Push Progress on ReRAM"},{"key":"ref24","author":"vourkas","year":"2015","journal-title":"Memristor-Based Nanoelectronic Computing Circuits and Architectures Foreword by Leon Chua"},{"key":"ref23","author":"clarke","year":"2020","journal-title":"TSMC Offers 22 nm RRAM taking MRAM to 16 nm"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1038\/nmat2748","article-title":"Complementary resistive switches for passive nanocrossbar memories","volume":"9","author":"linn","year":"2010","journal-title":"Nature Mater"},{"key":"ref25","author":"muroga","year":"1971","journal-title":"Threshold Logic and Its Applications"},{"key":"ref50","article-title":"Device variability analysis for memristive material implication","author":"michael laube","year":"2021","journal-title":"arXiv 2101 07231"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/4.933476"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2039694"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2083191"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2165690"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2246791"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2013.6620207"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2299558"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9111769"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2881072"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref40","year":"2017","journal-title":"Knowm BS-AF-W memristor datasheet"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201602418"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240811"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref15","first-page":"427","article-title":"The programmable logic-in-memory (PLiM) computer","author":"gaillardon","year":"2016","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2691713"},{"key":"ref17","article-title":"Exact stochastic computing multiplication in memristive memory","author":"alam","year":"0","journal-title":"IEEE Des Test"},{"key":"ref18","article-title":"Sorting in memristive memory","author":"riahi alam","year":"2020","journal-title":"arXiv 2012 09918"},{"key":"ref19","year":"2017","journal-title":"Bio Inspired Technologies LLC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2010.5430320"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EMS.2015.73"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2277715"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2019.8861788"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEE.2016.7751193"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180743"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2926811"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2936873"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2019.2945209"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2965935"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053018"},{"key":"ref41","year":"2018","journal-title":"Knowm BS-AF-W memristor datasheet"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-018-1198-5"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2017.7946813"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9416715\/09382267.pdf?arnumber=9382267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:23Z","timestamp":1652194223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9382267\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":61,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3062293","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}