{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T16:10:27Z","timestamp":1774023027429,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tvlsi.2021.3067446","type":"journal-article","created":{"date-parts":[[2021,4,2]],"date-time":"2021-04-02T19:50:10Z","timestamp":1617393010000},"page":"1122-1131","source":"Crossref","is-referenced-by-count":16,"title":["Improving TID Radiation Robustness of a CMOS OxRAM-Based Neuron Circuit by Using Enclosed Layout Transistors"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7654-263X","authenticated-orcid":false,"given":"Pablo Ilha","family":"Vaz","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0722-8772","authenticated-orcid":false,"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7398-7107","authenticated-orcid":false,"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8278-7462","authenticated-orcid":false,"given":"Hassen","family":"Aziza","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2954753"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2440102"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0362"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2017.7930176"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2019.8735057"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479017"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LAED.2019.8714728"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2018.02.005"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref10","article-title":"Design flow methodology for radiation hardening by design CMOS enclosed layout transistor based standard cell library for aerospace applications","author":"vaz","year":"2019"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1149\/08603.0035ecst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(00)00010-1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-018-5760-7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000480"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2886793"},{"key":"ref15","first-page":"1","article-title":"Total ionizing dose effects on IV and noise characteristics of MOS transistors in a 0.18 ?m CMOS image sensor process","author":"greig","year":"2013","journal-title":"Proc 14th Eur Conf Radiat Effects Compon Syst (RADECS)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.801534"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.852652"},{"key":"ref18","author":"ohring","year":"1998","journal-title":"Reliability and Failure of Electronic Materials and Devices"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2004.07.010"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2013.6577779"},{"key":"ref4","article-title":"Basic mechanisms of radiation effects in electronic materials and devices","author":"mclean","year":"1987"},{"key":"ref27","first-page":"1","article-title":"Reliability of CMOS integrated memristive HfO? arrays with respect to neuromorphic computing","author":"mahadevaiah","year":"2019","journal-title":"Proc IEEE Int Rel Phys Symp (IRPS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000146"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000957"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4010001"},{"key":"ref5","article-title":"Conception et caractérisation de circuits intégrés résistants aux radiations pour les détecteurs de particules du LHC en technologies CMOS submicroniques profondes","author":"anelli","year":"2000"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.8727"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2162110"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/5.220905"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS44328.2019.8961278"},{"key":"ref20","author":"srour","year":"1982","journal-title":"Basic Mechanisms of Radiation Effects on Electronic Materials Devices and Integrated Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/5.90114"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1987.4337450"},{"key":"ref24","first-page":"1","article-title":"Design and comparative performance simulation of RHBD inverter cells in 180 nm CMOS","author":"vaz","year":"2015","journal-title":"Proc 30th Symp Microelectron Technol Devices (SBMicro)"},{"key":"ref41","doi-asserted-by":"crossref","DOI":"10.1088\/0268-1242\/31\/6\/063002","article-title":"Resistive switching memories based on metal oxides: Mechanisms, reliability and scaling","volume":"31","author":"ielmini","year":"2016","journal-title":"Semicond Sci Technol"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169129"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2456372"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.04.004"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9445837\/09394780.pdf?arnumber=9394780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:33Z","timestamp":1652194233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9394780\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":41,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3067446","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}