{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:38:11Z","timestamp":1787013491326,"version":"build-2736575974"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation (DFG) as part of the Transregional Collaborative Research Center \u201cInvasive Computing\u201d","doi-asserted-by":"publisher","award":["SFB\/TR 89"],"award-info":[{"award-number":["SFB\/TR 89"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tvlsi.2021.3068312","type":"journal-article","created":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T15:49:48Z","timestamp":1617292188000},"page":"1231-1243","source":"Crossref","is-referenced-by-count":10,"title":["Cross-Layer Approximate Hardware Synthesis for Runtime Configurable Accuracy"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9104-3844","authenticated-orcid":false,"given":"Tanfer","family":"Alan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6748-2054","authenticated-orcid":false,"given":"Andreas","family":"Gerstlauer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9602-2922","authenticated-orcid":false,"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","year":"2020","journal-title":"ARM AMBA 5 AHB Protocol"},{"key":"ref38","year":"2010","journal-title":"Design Compiler User Guide"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.043191124"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062210"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00039"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351232"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2858364"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273520"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref40","year":"2020","journal-title":"MSP430 Hardware Multiplier"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"ref12","first-page":"323","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"Proc ISIC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691202"},{"key":"ref14","first-page":"119","article-title":"Fine grain precision scaling for datapath approximations in digital signal processing systems","author":"lee","year":"2013","journal-title":"Proc VLSI-SOC"},{"key":"ref15","first-page":"1027","article-title":"Compiler-driven error analysis for designing approximate accelerators","author":"castro-god\u00ednez","year":"2018","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342067"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.043191123"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806620"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2908080.2908087"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2015.7351505"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2018.8541479"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref6","first-page":"130","article-title":"7.1 An 11.5TOPS\/W 1024-MAC butterfly structure dual-core sparsity-aware neural processing unit in 8 nm flagship mobile SoC","author":"song","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","first-page":"1","article-title":"Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications","author":"brandalero","year":"2018","journal-title":"Proc 55th ACM\/ESDA\/IEEE Design Autom Conf (DAC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2019.8701189"},{"key":"ref8","article-title":"1.1 Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"1051","article-title":"A transprecision floating-point platform for ultra-low power computing","author":"tagliavini","year":"2018","journal-title":"Proc Eur Conf Exhib Design Autom Test"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837492"},{"key":"ref9","first-page":"1737","article-title":"Deep learning with limited numerical precision","author":"gupta","year":"2015","journal-title":"Proc ICML"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116272"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750371"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024863"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2276759"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.cag.2013.03.003"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2956679"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540710"},{"key":"ref26","first-page":"612","article-title":"Approximation Through Logic Isolation for the Design of Quality Configurable Circuits","author":"shubham jain","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783744"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9445837\/09393509.pdf?arnumber=9393509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T10:50:33Z","timestamp":1652179833000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9393509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":41,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3068312","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}