{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T16:22:59Z","timestamp":1756570979916,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/tvlsi.2021.3068450","type":"journal-article","created":{"date-parts":[[2021,4,2]],"date-time":"2021-04-02T19:50:10Z","timestamp":1617393010000},"page":"1392-1401","source":"Crossref","is-referenced-by-count":4,"title":["Analytical Modeling of Jitter in Bang-Bang CDR Circuits Featuring Phase Interpolation"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1672-1166","authenticated-orcid":false,"given":"Pierpaolo","family":"Palestri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Elnaqib","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8859-1073","authenticated-orcid":false,"given":"Davide","family":"Menin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0189-8639","authenticated-orcid":false,"given":"Klaid","family":"Shyti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Brandonisio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7950-0416","authenticated-orcid":false,"given":"Andrea","family":"Bandiziol","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0651-5393","authenticated-orcid":false,"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Nonis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819070"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268514"},{"journal-title":"Predicting the phase noise and jitter of PLL-based frequency synthesizers","year":"2020","author":"kundert","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2011.942067"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220502"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2839038"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055346"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843624"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2939342"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012676"},{"key":"ref7","first-page":"122","article-title":"6.7 A 28Gb\/s digital CDR with adaptive loop gain for optimum jitter tolerance","author":"liang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2476015"},{"key":"ref1","first-page":"104","article-title":"A 112Gb\/S 2.6 pJ\/b 8-tap FFE PAM-4 SST TX in 14 nm CMOS","author":"menolfi","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351310"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9466377\/09394769.pdf?arnumber=9394769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:23Z","timestamp":1652194223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9394769\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":20,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3068450","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}