{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,4]],"date-time":"2026-09-04T16:41:43Z","timestamp":1788540103632,"version":"build-2803163510"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tvlsi.2021.3068470","type":"journal-article","created":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T19:49:48Z","timestamp":1617306588000},"page":"1108-1121","source":"Crossref","is-referenced-by-count":61,"title":["Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7891-4975","authenticated-orcid":false,"given":"John","family":"Reuben","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6890-3378","authenticated-orcid":false,"given":"Stefan","family":"Pechmann","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-07565-4"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1515\/9781501501531-004"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2828611"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-1059-7"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2922838"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3390\/mi11050496"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.3004666"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2985013"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230515"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936385"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201602418"},{"key":"ref2","first-page":"10","article-title":"Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00025"},{"key":"ref20","first-page":"191","author":"talati","year":"2020","journal-title":"mMPU—A Real Processing-in-Memory Architecture to Combat the von Neumann Bottleneck"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2018.2811181"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428061"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2869760"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea10030028"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2696524"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240811"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"ref53","doi-asserted-by":"crossref","first-page":"2370","DOI":"10.1109\/TVLSI.2020.3011522","article-title":"Memristive computational memory using memristor overwrite logic (MOL)","volume":"28","author":"ali","year":"2020","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.201900156"},{"key":"ref10","first-page":"28.2.1","article-title":"A 16Mb dual-mode ReRAM macro with sub-14 ns computing-in-memory and memory functions enabled by self-write termination scheme","author":"chen","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref11","first-page":"244","article-title":"A 22 nm 2 Mb ReRAM compute-in-memory macro with 121–28 TOPS\/W for multibit MAC computing for tiny AI edge devices","author":"xue","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","first-page":"175","author":"parmar","year":"2017","journal-title":"Exploiting Variability in Resistive Memory Devices for Cognitive Systems"},{"key":"ref12","first-page":"212","article-title":"A 3.6 Mb 10.1Mb\/mm2 embedded non-volatile ReRAM macro in 22 nm FinFET technology with adaptive forming\/set\/reset schemes yielding down to 0.5 V with sensing time of 5 ns at 0.7 V","author":"jain","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945617"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106959"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573586"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409720"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2955016"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2886364"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2866048"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858298"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201704725"},{"key":"ref46","doi-asserted-by":"crossref","DOI":"10.1038\/s41598-019-51039-6","article-title":"Stateful three-input logic with memristive switches","volume":"9","author":"siemon","year":"2019","journal-title":"Sci Rep"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1140\/epjst\/e2019-900042-x"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750064"},{"key":"ref47","first-page":"427","article-title":"The programmable logic-in-memory (PLiM) computer","author":"gaillardon","year":"2016","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2003.1292373"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2018.8681470"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-76375-0_37"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201905660"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9445837\/09393491.pdf?arnumber=9393491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:34Z","timestamp":1652194234000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9393491\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":54,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3068470","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}