{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T16:12:28Z","timestamp":1762272748376,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Ministry of Science, Innovation and Universities of Spain"},{"DOI":"10.13039\/100014440","name":"European Regional Development Fund of the European Commission","doi-asserted-by":"publisher","award":["RTI2018-095324-B-I00"],"award-info":[{"award-number":["RTI2018-095324-B-I00"]}],"id":[{"id":"10.13039\/100014440","id-type":"DOI","asserted-by":"publisher"}]},{"name":"FitOptiVis Project"},{"DOI":"10.13039\/501100011688","name":"ECSEL Joint Undertaking","doi-asserted-by":"publisher","award":["H2020-ECSEL-2017-2-783162"],"award-info":[{"award-number":["H2020-ECSEL-2017-2-783162"]}],"id":[{"id":"10.13039\/501100011688","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tvlsi.2021.3070687","type":"journal-article","created":{"date-parts":[[2021,4,16]],"date-time":"2021-04-16T20:30:38Z","timestamp":1618605038000},"page":"1061-1072","source":"Crossref","is-referenced-by-count":13,"title":["EM Side-Channel Countermeasure for Switched-Capacitor DC\u2013DC Converters Based on Amplitude Modulation"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5261-5491","authenticated-orcid":false,"given":"Ruzica","family":"Jevtic","sequence":"first","affiliation":[]},{"given":"Marko","family":"Ylitolva","sequence":"additional","affiliation":[]},{"given":"Clara","family":"Calonge","sequence":"additional","affiliation":[]},{"given":"Martti","family":"Ojanen","sequence":"additional","affiliation":[]},{"given":"Tero","family":"Santti","sequence":"additional","affiliation":[]},{"given":"Lauri","family":"Koskinen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"404","article-title":"25.3 A 128b AES engine with higher resistance to power and electromagnetic side-channel attacks enabled by a security-aware integrated all-digital low-dropout regulator","author":"singh","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49445-6_13"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2315880"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2505261"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2018.8464158"},{"key":"ref16","article-title":"Physical time-varying transfer functions as generic low-overhead power-SCA countermeasure","author":"ghosh","year":"2020","journal-title":"arXiv 2003 07440"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062997"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034081"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240804"},{"journal-title":"Introduction to Electrodynamics","year":"2014","author":"griffiths","key":"ref28"},{"key":"ref4","first-page":"1","article-title":"Electromagnetic radiations of FPGAs: High spatial resolution cartography and attack on a cryptographic module","volume":"2","author":"sauvage","year":"2008","journal-title":"ACM Trans Comput Logic"},{"year":"2001","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750394"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2316919"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732274"},{"key":"ref8","first-page":"320c","article-title":"Fully integrated DC-DC converter and a 0.4V 32-bit CPU with timing-error prevention supplied from a prototype 1.55V Li-ion battery","author":"turnquist","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"930","DOI":"10.1109\/JSSC.2016.2519386","article-title":"A RISC-V vector processor with simultaneous-switching switched-capacitor DC–DC converters in 28 nm FDSOI","volume":"51","author":"zimmer","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","first-page":"620","article-title":"Ground-up root-cause analysis guided low-overhead generic countermeasure for electro-magnetic side-channel attack","author":"das","year":"2018"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875112"},{"key":"ref1","first-page":"29","article-title":"The EM side-channel(s): Attacks and assessment methodologies","volume":"2523","author":"agrawal","year":"2002","journal-title":"Proc CHES"},{"key":"ref20","first-page":"1","article-title":"A 3.15 pJ\/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28 nm CMOS","author":"hiienkari","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.79"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2888866"},{"key":"ref24","first-page":"17","article-title":"Practical instantaneous frequency analysis experiments","author":"korkikian","year":"2013","journal-title":"Proc Int Conf E-Bus Telecommun"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993849"},{"journal-title":"Proc Tutorial Co-Organized CARDIS","article-title":"Understanding leakage detection","year":"2018","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49890-3_10"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9445837\/09405791.pdf?arnumber=9405791","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:34Z","timestamp":1652194234000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9405791\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":28,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3070687","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}