{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:28:34Z","timestamp":1763724514613,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Dutch NWO","award":["14714"],"award-info":[{"award-number":["14714"]}]},{"DOI":"10.13039\/501100003958","name":"BrainWave","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003958","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tvlsi.2021.3071464","type":"journal-article","created":{"date-parts":[[2021,4,16]],"date-time":"2021-04-16T20:30:38Z","timestamp":1618605038000},"page":"1039-1051","source":"Crossref","is-referenced-by-count":5,"title":["Converter-Free Power Delivery Using Voltage Stacking for Near\/Subthreshold Operation"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9382-6068","authenticated-orcid":false,"given":"Kamlesh","family":"Singh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Barry","family":"de Bruin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2815-6168","authenticated-orcid":false,"given":"Hailong","family":"Jiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4692-2601","authenticated-orcid":false,"given":"Jos","family":"Huisken","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4506-5732","authenticated-orcid":false,"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0723-7065","authenticated-orcid":false,"given":"Jose Pineda","family":"de Gyvez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842861"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2633805"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00039"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274829"},{"key":"ref14","first-page":"314","article-title":"A 6.4pJ\/Cycle self-tuning cortex-M0 IoT processor based on leakage-ratio measurement for energy-optimal operation across wide-range PVT variation","author":"lee","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"930","DOI":"10.1109\/JSSC.2016.2519386","article-title":"A RISC-V vector processor with simultaneous-switching switched-capacitor DC–DC converters in 28 nm FDSOI","volume":"51","author":"zimmer","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2637003"},{"key":"ref17","first-page":"33","article-title":"PULPino: A small single-core RISC-V SoC","author":"traber","year":"2016","journal-title":"Proc 3rd RISCV Workshop"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00013"},{"key":"ref19","first-page":"279","article-title":"A sub-100 nW power supply unit embedding untrimmed timing and voltage references for duty-cycled $\\mu\\text{W}$\n-range load in FDSOI 28 nm","author":"quelen","year":"2017","journal-title":"Proc ESSCIRC-43rd IEEE Eur Solid State Circuits Conf"},{"key":"ref4","first-page":"1","article-title":"193 MOPS\/mW @ 162 MOPS, 0.32 V to 1.15 V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing","author":"rossi","year":"2016","journal-title":"Proc IEEE Symp Low-Power High-Speed Chips (COOL CHIPS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008529"},{"key":"ref6","first-page":"320c","article-title":"Fully integrated DC-DC converter and a 0.4 V 32-bit CPU with timing-error prevention supplied from a prototype 1.55 V Li-ion battery","author":"turnquist","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2956884"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063078"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/JSSC.2015.2477046","article-title":"A sub-threshold ARM Cortex-M0+ subsystem in 65 nm CMOS for WSN applications with 14 power domains, 10T SRAM, and integrated voltage regulator","volume":"51","author":"myers","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2690859"},{"key":"ref1","first-page":"146","article-title":"An ultra-low-energy\/frame multi-standard JPEG co-processor in 65 nm CMOS with sub\/near-threshold power supply","author":"pu","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218067"},{"key":"ref20","first-page":"424","article-title":"Ultra-wide body-bias range LDPC decoder in 28 nm UTBB FDSOI technology","author":"flatresse","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","first-page":"153","article-title":"28 nm CMOS, energy efficient and variability tolerant, 350 mV-to ?1.0 V, 10 MHz\/700 MHz, 252bits frame error-decoder","author":"abouzeid","year":"2012","journal-title":"Proc ESSCIRC (ESSCIRC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570558508"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2654326"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2946680"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9445837\/09405788.pdf?arnumber=9405788","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:34Z","timestamp":1652194234000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9405788\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":24,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3071464","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}