{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:33Z","timestamp":1740133293374,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001869","name":"Academia Sinica","doi-asserted-by":"publisher","award":["AS-CDA-107-M05"],"award-info":[{"award-number":["AS-CDA-107-M05"]}],"id":[{"id":"10.13039\/501100001869","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007225","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["107-2218-E-008-023 -MY3","108-2221-E-008 -099-MY3","109-2218-E-002-019","107-2923-E-001-001-MY3","108-2221-E-001-001-MY3","108-2221-E-001-004-MY3"],"award-info":[{"award-number":["107-2218-E-008-023 -MY3","108-2221-E-008 -099-MY3","109-2218-E-002-019","107-2923-E-001-001-MY3","108-2221-E-001-001-MY3","108-2221-E-001-004-MY3"]}],"id":[{"id":"10.13039\/100007225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tvlsi.2021.3072233","type":"journal-article","created":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T21:47:59Z","timestamp":1619473679000},"page":"1244-1256","source":"Crossref","is-referenced-by-count":1,"title":["Enabling Write-Reduction Multiversion Scheme With Efficient Dual-Range Query Over NVRAM"],"prefix":"10.1109","volume":"29","author":[{"given":"I-Ju","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Pei","family":"Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2939-2821","authenticated-orcid":false,"given":"Tseng-Yi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1282-2111","authenticated-orcid":false,"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo-Jun","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5249-379X","authenticated-orcid":false,"given":"Hsin-Wen","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8356-2495","authenticated-orcid":false,"given":"Wei-Kuan","family":"Shih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","first-page":"187","article-title":"Endurable transient inconsistency in byte-addressable persistent B?-tree","author":"hwang","year":"2018","journal-title":"Proc 16th USENIX Conf File Storage Technol (FAST)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2009.5090604"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3177918"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.2004.1348317"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2015.2453154"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2527792.2527799"},{"key":"ref14","first-page":"1","article-title":"Enabling union page cache to boost file access performance of NVRAM-based storage device","author":"chen","year":"2018","journal-title":"Proc 55th ACM\/ESDA\/IEEE Design Automat Conf (DAC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2014.6816736"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1516360.1516482"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2841835"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2910590"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2014.6851997"},{"key":"ref28","first-page":"4","article-title":"Operating system support for NVM+ DRAM hybrid main memory","author":"mogul","year":"2009","journal-title":"Proc 12th Conf Hot Topics Operating Syst (HotOS)"},{"key":"ref4","first-page":"1","article-title":"Space-efficient multiversion index scheme for PCM-based embedded database systems","author":"kuan","year":"2014","journal-title":"Proc 51st ACM\/EDAC\/IEEE Design Automat Conf (DAC)"},{"key":"ref27","first-page":"323","article-title":"NOVA: A log-structured file system for hybrid volatile\/non-volatile main memories","author":"xu","year":"2016","journal-title":"Proc 14th USENIX Conf File Storage Technol (FAST)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.08.002"},{"journal-title":"Intel and micron produce breakthrough memory technology","year":"2015","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2654822.2541957"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2950060"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2794440"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2329674"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s007780050028"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062236"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308213"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3329785.3329923"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.14778\/2735496.2735502"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.14778\/2732228.2732231"},{"key":"ref24","first-page":"349","article-title":"HiKV: A hybrid index key-value store for DRAM-NVM memory systems","author":"xia","year":"2017","journal-title":"Proc Usenix Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872392"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465005"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297278"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9445837\/09415528.pdf?arnumber=9415528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:34Z","timestamp":1652194234000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9415528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":32,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3072233","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}