{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,15]],"date-time":"2026-10-15T16:20:39Z","timestamp":1792081239099,"version":"4.4.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["IIP-1916535"],"award-info":[{"award-number":["IIP-1916535"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tvlsi.2021.3072799","type":"journal-article","created":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T21:47:59Z","timestamp":1619473679000},"page":"1052-1060","source":"Crossref","is-referenced-by-count":17,"title":["A Generalized Power Supply Induced Jitter Model Based on Power Supply Rejection Ratio Response"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0557-9368","authenticated-orcid":false,"given":"Yin","family":"Sun","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jongjoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9593-3908","authenticated-orcid":false,"given":"Chulsoon","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2017.2760740"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EMCSI.2015.7107652"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2017.2711480"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205656"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2011.6038348"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.02.001"},{"key":"ref16","article-title":"Reduction of power supply induced jitter with applications to DDR controllers","author":"wang","year":"2016"},{"key":"ref17","author":"sedra","year":"1998","journal-title":"Microelectronic Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2020.2996430"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2019.8825313"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2016.2517635"},{"key":"ref5","article-title":"Power supply noise induced jitter in a 6.4 Gbps\/link memory interface system","author":"lan","year":"0"},{"key":"ref8","article-title":"Fast, precise and broadband modelling of induced clock jitter by SSN coupling","author":"shim","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2017.2764867"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2012.2226723"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812310"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328396"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9445837\/9416294-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9445837\/09416294.pdf?arnumber=9416294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:33Z","timestamp":1652194233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9416294\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":17,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3072799","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}