{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T04:17:46Z","timestamp":1784866666707,"version":"3.55.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency (DARPA) Electronics Resurgence Initiative (ERI) Three Dimensional Monolithic System-on-a-Chip (3DSoC) Program","doi-asserted-by":"publisher","award":["HR001118C0096"],"award-info":[{"award-number":["HR001118C0096"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["Task 2929"],"award-info":[{"award-number":["Task 2929"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tvlsi.2021.3073070","type":"journal-article","created":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T19:49:35Z","timestamp":1619812175000},"page":"1152-1163","source":"Crossref","is-referenced-by-count":17,"title":["High-Performance Logic-on-Memory Monolithic 3-D IC Designs for Arm Cortex-A Processors"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1520-0796","authenticated-orcid":false,"given":"Lingjun","family":"Zhu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4673-8310","authenticated-orcid":false,"given":"Lennart","family":"Bamberg","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3966-1749","authenticated-orcid":false,"given":"Sai Surya Kiran","family":"Pentapati","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8513-9890","authenticated-orcid":false,"given":"Kyungwook","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dragomir","family":"Milojevic","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0029-6548","authenticated-orcid":false,"given":"Manu","family":"Komalan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brian","family":"Cline","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saurabh","family":"Sinha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoqing","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6461-3864","authenticated-orcid":false,"given":"Alberto","family":"Garcia-Ortiz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3178244"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967013"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.192"},{"key":"ref13","first-page":"27.4.1","article-title":"Monolithic 3D integration of logic and memory: Carbon nanotube FETs, resistive RAM, and silicon FETs","author":"shulaker","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2944330"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009180"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593140"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2832607"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.94"},{"key":"ref19","first-page":"37","article-title":"Macro-3D: A physical design methodology for face-to-face-stacked heterogeneous 3D ICs","author":"bamberg","year":"2020","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISAPM.2011.6105753"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3013092"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028194"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897308"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3037892"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature13570"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648839"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116293"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2681064"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804405"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9445837\/09420273.pdf?arnumber=9420273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:34Z","timestamp":1652194234000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9420273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":22,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3073070","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}