{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:24:44Z","timestamp":1781195084282,"version":"3.54.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004826","name":"Beijing Natural Science Foundation","doi-asserted-by":"publisher","award":["4192035"],"award-info":[{"award-number":["4192035"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010877","name":"Science, Technology and Innovation Commission of Shenzhen Municipality","doi-asserted-by":"publisher","award":["JCYJ20180307123657364"],"award-info":[{"award-number":["JCYJ20180307123657364"]}],"id":[{"id":"10.13039\/501100010877","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/tvlsi.2021.3073415","type":"journal-article","created":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T19:43:40Z","timestamp":1619725420000},"page":"1325-1334","source":"Crossref","is-referenced-by-count":4,"title":["DOVA PRO: A Dynamic Overwriting Voltage Adjustment Technique for STT-MRAM L1 Cache Considering Dielectric Breakdown Effect"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6202-9165","authenticated-orcid":false,"given":"Jinbo","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chengcheng","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiacheng","family":"Ni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7704-0412","authenticated-orcid":false,"given":"Xiaochen","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0722-8772","authenticated-orcid":false,"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2477-314X","authenticated-orcid":false,"given":"Yuanqing","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","first-page":"214","article-title":"A 7 Mb STT-MRAM in 22 FFL FinFET technology with 4 ns read sensing time at 0.9 V using write-verify-write scheme and offset-cancellation sensing technique","author":"wei","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref30","article-title":"Memory system having variable operating voltage and related method of operation","author":"sohn","year":"2015"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090914"},{"key":"ref11","first-page":"1311","article-title":"System level exploration of a STT-MRAM based level 1 data-cache","author":"komalan","year":"2015","journal-title":"2012 Design Automation & Test in Europe Conference & Exhibition (DATE) DATE"},{"key":"ref12","first-page":"234","article-title":"I2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations","author":"wang","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref13","article-title":"Using cache-coloring to mitigate inter-set write variation in non-volatile caches","author":"mittal","year":"2013","journal-title":"arXiv 1310 8494"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2389113"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203453"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317987"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858403"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2557326"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref28","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1360\/SSPMA2016-00185"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816012"},{"key":"ref29","author":"patterson","year":"2016","journal-title":"Computer Organization and Design ARM Edition The Hardware Software Interface"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056060"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.56.04CN02"},{"key":"ref7","first-page":"194","article-title":"Nonvolatile logic-in-memory array processor in 90 nm MTJ\/MOS achieving 75% leakage reduction using cycle-based power gating","author":"natsui","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1089008.1089009"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/45\/29\/295002"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9137020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001192"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2533438"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.45"},{"key":"ref24","first-page":"4","article-title":"Systematic validation of $2\\times$\n nm diameter perpendicular MTJ arrays and MgO barrier for sub-10 nm embedded STT-MRAM with practically unlimited endurance","author":"kan","year":"2016","journal-title":"IEDM Tech Dig"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574620"},{"key":"ref26","article-title":"Purdue nanoelectronics research laboratory magnetic tunnel junction model","author":"fong","year":"2014"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-016-9841-0"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9466377\/09419672.pdf?arnumber=9419672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:23Z","timestamp":1652194223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9419672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":33,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3073415","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}