{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,13]],"date-time":"2026-07-13T22:44:00Z","timestamp":1783982640496,"version":"3.55.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/tvlsi.2021.3076081","type":"journal-article","created":{"date-parts":[[2021,5,6]],"date-time":"2021-05-06T20:02:05Z","timestamp":1620331325000},"page":"1465-1469","source":"Crossref","is-referenced-by-count":6,"title":["Training Accelerator for Two Means Decision Tree"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1273-009X","authenticated-orcid":false,"given":"Rituparna","family":"Choudhury","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shaik Rafi","family":"Ahamed","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2885-0026","authenticated-orcid":false,"given":"Prithwijit","family":"Guha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2767204"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2913958"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645501"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2714661"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/72.728387"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2710627"},{"key":"ref12","author":"dua","year":"2017","journal-title":"UCI Machine Learning Repository"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-007-0055-8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.204"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NCC.2018.8599945"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400706"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/69.991727"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9466377\/09425018.pdf?arnumber=9425018","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:23Z","timestamp":1652194223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9425018\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":12,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3076081","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}