{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:34Z","timestamp":1740133294175,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1717306"],"award-info":[{"award-number":["1717306"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2017-TS-2767"],"award-info":[{"award-number":["2017-TS-2767"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/tvlsi.2021.3078567","type":"journal-article","created":{"date-parts":[[2021,5,25]],"date-time":"2021-05-25T19:53:54Z","timestamp":1621972434000},"page":"1285-1296","source":"Crossref","is-referenced-by-count":2,"title":["PhaseCamouflage: Leveraging Adiabatic Operation to Thwart Reverse Engineering"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4935-2640","authenticated-orcid":false,"given":"Ivan","family":"Miketic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6538-6803","authenticated-orcid":false,"given":"Emre","family":"Salman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2652220"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2925387"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2710954"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351163"},{"journal-title":"Cadence Spectre Simulation Platform","year":"2021","key":"ref31"},{"journal-title":"Virtuoso Layout Suite - Cadence","year":"2021","key":"ref30"},{"journal-title":"ISCAS89 Benchmark Circuits","year":"2021","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00029"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2926478"},{"key":"ref34","article-title":"Opening the doors to dynamic camouflaging: Harnessing the power of polymorphic devices","author":"rangarajan","year":"2018","journal-title":"arXiv 1811 06012"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2894531"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624671"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.08.007"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2685588"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538980"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LWC.2019.2894118"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2928877"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2749523"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-013-0068-0"},{"article-title":"Camouflaging a standard cell based integrated circuit","year":"2012","author":"chow","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"article-title":"Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide","year":"2007","author":"chow","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310217"},{"key":"ref8","first-page":"925","article-title":"An efficient charge recovery logic circuit","volume":"79","author":"moon","year":"1996","journal-title":"IEICE Trans Electron"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i1.97-122"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref41","first-page":"1","article-title":"Minisat v1.13-a SAT solver with conflict-clause minimization","volume":"2005","author":"sorensson","year":"2005","journal-title":"SAT"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750088"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341985"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9466377\/9440196-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9466377\/09440196.pdf?arnumber=9440196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:23Z","timestamp":1652194223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9440196\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":42,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3078567","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}