{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:40:39Z","timestamp":1761396039124,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/tvlsi.2021.3079989","type":"journal-article","created":{"date-parts":[[2021,5,31]],"date-time":"2021-05-31T20:13:37Z","timestamp":1622492017000},"page":"1490-1494","source":"Crossref","is-referenced-by-count":8,"title":["Novel Architecture for Lifting Discrete Wavelet Packet Transform With Arbitrary Tree Structure"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3872-9396","authenticated-orcid":false,"given":"Gyanendra","family":"Singh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1399-3297","authenticated-orcid":false,"given":"Samba Raju","family":"Chiluveru","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6277-6267","authenticated-orcid":false,"given":"Balasubramanian","family":"Raman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8292-8870","authenticated-orcid":false,"given":"Manoj","family":"Tripathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6414-0032","authenticated-orcid":false,"given":"Brajesh Kumar","family":"Kaushik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2799006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2584091"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2004.826175"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.892410"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2277964"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/BF02476026"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164141"},{"key":"ref4","first-page":"529","article-title":"Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme","volume":"2","author":"jou","year":"2001","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1006\/acha.1996.0015"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2004.823509"},{"key":"ref5","first-page":"445","article-title":"Lifting based discrete wavelet transform architecture for JPEG2000","volume":"2","author":"lian","year":"2000","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2184369"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1109\/TCSII.2009.2015393","article-title":"An efficient folded architecture for lifting-based discrete wavelet transform","volume":"56","author":"shi","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/78.370630"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/92.238416"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.08.007"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9466377\/09444340.pdf?arnumber=9444340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:23Z","timestamp":1652194223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9444340\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":16,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3079989","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}