{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:11:58Z","timestamp":1768072318653,"version":"3.49.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/tvlsi.2021.3082760","type":"journal-article","created":{"date-parts":[[2021,6,3]],"date-time":"2021-06-03T22:46:45Z","timestamp":1622760405000},"page":"1495-1499","source":"Crossref","is-referenced-by-count":3,"title":["Cost-Effective Test Screening Method on 40-nm Embedded SRAMs for Low-Power MCUs"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8552-4070","authenticated-orcid":false,"given":"Yoshisato","family":"Yokoyama","sequence":"first","affiliation":[]},{"given":"Yuichiro","family":"Ishii","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Nii","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7139-7274","authenticated-orcid":false,"given":"Kazutoshi","family":"Kobayashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843843"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref12","first-page":"24","article-title":"40 nm ultra-low leakage SRAM at 170 deg.C operation for embedded flash MCU","author":"yokoyama","year":"2014","journal-title":"Proc Int Symp Quality Electronic Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.59"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387483"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470686"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.913382"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299240"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164021"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008851"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743162"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-1.1988.0004"},{"key":"ref6","first-page":"130","article-title":"A 65 nm ultra-high-density dual-port SRAM with 0.71 m² 8T-cell for SoC","author":"nii","year":"2006","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.998632"},{"key":"ref7","first-page":"47","article-title":"Reducing test time of embedded SRAMs","author":"wang","year":"2003","journal-title":"Proc IEEE Int Workshop on Memory Technology Design and Testing (MTDT)"},{"key":"ref2","year":"2001","journal-title":"ITRS2001"},{"key":"ref1","first-page":"156","article-title":"A 28 nm high-? metal-gate single-chip communications processor with 1.5 GHz dual-core application processor and LTE\/HSPA+-capable baseband processor","author":"fujigaya","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","author":"sze","year":"1969","journal-title":"Physics of Semiconductor Devices"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9466377\/09446533.pdf?arnumber=9446533","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:23Z","timestamp":1652194223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9446533\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":19,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3082760","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}