{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,9]],"date-time":"2026-09-09T14:06:58Z","timestamp":1788962818527,"version":"build-2803163510"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1109\/tvlsi.2021.3086897","type":"journal-article","created":{"date-parts":[[2021,6,17]],"date-time":"2021-06-17T19:51:02Z","timestamp":1623959462000},"page":"1596-1600","source":"Crossref","is-referenced-by-count":20,"title":["A Radiation-Hardened CMOS Full-Adder Based on Layout Selective Transistor Duplication"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9169-6140","authenticated-orcid":false,"given":"Sarah","family":"Azimi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4212-3052","authenticated-orcid":false,"given":"Corrado","family":"De Sio","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3080-2560","authenticated-orcid":false,"given":"Luca","family":"Sterpone","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s00202-011-0212-8"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2569532"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.3006997"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2763535"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0133"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2034661"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2009.5270820"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2983850"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2341610"},{"key":"ref5","first-page":"203","article-title":"LEAP: Layout design through error-aware transistor positioning for soft-error resilient sequential cell design","author":"lee","year":"2010","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2012.6261262"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.09.002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2962080"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2255624"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.30"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9502420\/09457491.pdf?arnumber=9457491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:33Z","timestamp":1652194233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9457491\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8]]},"references-count":15,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3086897","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8]]}}}