{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,24]],"date-time":"2025-05-24T04:29:40Z","timestamp":1748060980295,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1109\/tvlsi.2021.3087585","type":"journal-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T20:03:41Z","timestamp":1624046621000},"page":"1543-1552","source":"Crossref","is-referenced-by-count":2,"title":["Multiwire Phase Encoding: A Signaling Strategy for High-Bandwidth, Low-Power Data Movement"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1150-1826","authenticated-orcid":false,"given":"Prashansa","family":"Mukim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3076-9297","authenticated-orcid":false,"given":"Forrest","family":"Brewer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ASYNC.2006.23"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/NOCS.2007.29"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ASYNC.2006.17"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.23919\/EMPC.2017.8346872"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JSSC.2006.883337"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/NGCAS.2017.49"},{"year":"2013","journal-title":"HSPICE User Guide Signal Integrity Modeling and Analysis Version Q-2020 03","key":"ref16"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISCAS.2008.4542107"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/3194554.3194592"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TVLSI.2019.2959532"},{"key":"ref4","first-page":"263","article-title":"A 20Gb\/s forwarded clock transceiver in 90nm CMOS B","author":"casper","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"10","article-title":"1.1 computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/92.365453"},{"key":"ref5","first-page":"2181","article-title":"A 40-Gb\/s clock and data recovery circuit in 0.18-$\\mu\\text{m}$\n CMOS technology","volume":"38","author":"lee","year":"2013","journal-title":"IEEE J Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ASYNC.2008.24"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/3316781.3317819"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/1941487.1941507"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/3173162.3173177"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ASYNC.2003.1199173"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1017\/CBO9781139166980"},{"key":"ref22","first-page":"182","article-title":"A pin-efficient 20.83Gb\/s\/wire 0.94pJ\/bit forwarded clock CNRZ-5-coded SerDes up to 12 mm for MCM packages in 28nm CMOS","author":"shokrollahi","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/JSSC.2020.3006864"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/ESSCIRC.2012.6341301"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9502420\/9460775-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9502420\/09460775.pdf?arnumber=9460775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:33Z","timestamp":1652194233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9460775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8]]},"references-count":23,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3087585","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,8]]}}}