{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T18:57:59Z","timestamp":1778871479010,"version":"3.51.4"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["SaTC-1936040"],"award-info":[{"award-number":["SaTC-1936040"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,9]]},"DOI":"10.1109\/tvlsi.2021.3092218","type":"journal-article","created":{"date-parts":[[2021,7,12]],"date-time":"2021-07-12T20:42:18Z","timestamp":1626122538000},"page":"1675-1679","source":"Crossref","is-referenced-by-count":4,"title":["Data Criticality in Multithreaded Applications: An Insight for Many-Core Systems"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8912-9657","authenticated-orcid":false,"given":"Abhijit","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0314-8778","authenticated-orcid":false,"given":"John","family":"Jose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"2017","journal-title":"Intel Xeon Phi Processor 7235"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref12","article-title":"Critical words cache memory","author":"gieske","year":"2008"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.11"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2018.8512164"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1091"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786575"},{"key":"ref18","article-title":"Critical word forwarding with adaptive prediction","author":"lilly","year":"2014"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974671"},{"key":"ref4","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1736065.1736069"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2755619"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.214548"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665680"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446076"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9524560\/9481340-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9524560\/09481340.pdf?arnumber=9481340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:34Z","timestamp":1652194234000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9481340\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9]]},"references-count":20,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3092218","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9]]}}}