{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,26]],"date-time":"2026-07-26T03:54:00Z","timestamp":1785038040652,"version":"3.55.0"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 105-2218-E-008-009"],"award-info":[{"award-number":["MOST 105-2218-E-008-009"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/tvlsi.2021.3098171","type":"journal-article","created":{"date-parts":[[2021,8,6]],"date-time":"2021-08-06T20:18:28Z","timestamp":1628281108000},"page":"1720-1729","source":"Crossref","is-referenced-by-count":16,"title":["A Wide-Range All-Digital Delay-Locked Loop for DDR1\u2013DDR5 Applications"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0315-7607","authenticated-orcid":false,"given":"Chih-Wei","family":"Tsai","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7130-5141","authenticated-orcid":false,"given":"Yu-Ting","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yo-Hao","family":"Tu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0997-5264","authenticated-orcid":false,"given":"Kuo-Hsing","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820871"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.641693"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297403"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945086"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3056506"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291052"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2468911"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2423312"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2976983"},{"key":"ref4","year":"2004","journal-title":"DDR interface design implementation"},{"key":"ref3","year":"2008","journal-title":"High-Speed DRAM Controller Design"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"412","DOI":"10.1109\/JSSC.2015.2494603","article-title":"A 6.7 MHz to 1.24 GHz 0.0318 mm² fast-locking all-digital DLL using phase-tracing delay unit in 90 nm CMOS","volume":"51","author":"hsieh","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2370631"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542310"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2801030"},{"key":"ref2","year":"2001","journal-title":"General DDR SDRAM Functionality"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2188943"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049387"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3045168"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9562994\/09508767.pdf?arnumber=9508767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:34Z","timestamp":1652194234000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9508767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3098171","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}