{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T12:02:40Z","timestamp":1791374560744,"version":"4.3.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61902422"],"award-info":[{"award-number":["61902422"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key Laboratory of Equipment Pre-Research Foundation of China","award":["6142217190506"],"award-info":[{"award-number":["6142217190506"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/tvlsi.2021.3105268","type":"journal-article","created":{"date-parts":[[2021,8,27]],"date-time":"2021-08-27T20:10:51Z","timestamp":1630095051000},"page":"1782-1789","source":"Crossref","is-referenced-by-count":18,"title":["A High-Speed Floating-Point Multiply-Accumulator Based on FPGAs"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8371-5906","authenticated-orcid":false,"given":"Bin","family":"Zhou","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guangsen","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guisheng","family":"Jie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qing","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiwei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.43"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/12.805157"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/92.273153"},{"key":"ref30","article-title":"Logic cell supporting addition of three binary words","author":"baeckler","year":"2009"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567570"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009113"},{"key":"ref12","first-page":"15","article-title":"An efficient hardware-based higher radix floating point MAC design","volume":"20","author":"mohamedasanbasiri","year":"2014","journal-title":"ACM Trans Design Autom Electron Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762363"},{"key":"ref14","year":"2016","journal-title":"Floating-point IP cores user guide"},{"key":"ref15","year":"2016","journal-title":"LogiCORE IP Floating-Point Operator v7 1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881557"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.50"},{"key":"ref18","first-page":"105","article-title":"Performing floating-point accumulation on a modern FPGA in single and double precision","author":"bachir","year":"2010","journal-title":"Proc 18th IEEE Annu Int Symp Field-Programmable Custom Comput Mach"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2457443.2457444"},{"key":"ref28","year":"2020","journal-title":"Intel-FPGA-Integer-Arithmetic-IP-Cores-User-Guide"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-020-01522-5"},{"key":"ref27","year":"2015","journal-title":"LogiCORE IP Multiplier v12 0 Product Guide"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.30"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2567932"},{"key":"ref29","article-title":"Structures and methods for implementing ternary adders\/subtractors in programmable logic devices","author":"simkins","year":"2007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2809432"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046202"},{"key":"ref7","year":"2014","journal-title":"The Industry’s First Floating-Point FPGA"},{"key":"ref2","author":"cavanagh","year":"1984","journal-title":"Digital Computer Arithmetic Design and Implementation"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377624"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050437"},{"key":"ref20","year":"2018","journal-title":"OPAL-RT"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272296"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2015.17"},{"key":"ref24","first-page":"171","article-title":"Efficient high speed compression trees on Xilinx FPGAs","author":"kumm","year":"2014","journal-title":"Proc MBMV"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645543"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2767858"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2441711"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9562994\/09524507.pdf?arnumber=9524507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:20Z","timestamp":1652194220000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9524507\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":33,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3105268","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}