{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:36Z","timestamp":1740133296069,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/tvlsi.2021.3105819","type":"journal-article","created":{"date-parts":[[2021,8,30]],"date-time":"2021-08-30T21:20:46Z","timestamp":1630358446000},"page":"2098-2109","source":"Crossref","is-referenced-by-count":3,"title":["A Spurious and Oscillator Pulling Free CMOS Quadrature LO-Generator for Cellular NB-IoT"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5417-3498","authenticated-orcid":false,"given":"Jaewon","family":"Choi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1039-5945","authenticated-orcid":false,"given":"Nam-Seog","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857418"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032276"},{"key":"ref12","first-page":"352","article-title":"A 32 nm CMOS all-digital reconfigurable fractional frequency divider for LO generation in multistandard SoC radios with on-the-fly interference management","author":"chandrashekar","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579320"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.808835"},{"key":"ref15","first-page":"1","article-title":"13.2 A 3.7 mW-RX 4.4 mW-TX fully integrated Bluetooth low-energy\/IEEE802.15.4\/proprietary SoC with an ADPLL-based fast frequency offset compensation in 40 nm CMOS","author":"liu","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2006.1651148"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.823439"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30205-6_13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062976"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373544"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234222"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.972152"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2010.5477246"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2707412"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598234"},{"key":"ref9","first-page":"356","article-title":"A $1\\times2$\n MIMO multi-band CMOS transceiver with an integrated front-end in 90 nm CMOS for 802.11 a\/g\/n WLAN applications","author":"degani","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862338"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2890073"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2843337"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref23","first-page":"1","article-title":"A 0.55 mW fractional-N PLL with a DC-DC powered class-D VCO achieving better than ?66dBc fractional and reference spurs for NB-IoT","author":"kooshkaki","year":"2020","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9627316\/09525385.pdf?arnumber=9525385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:20Z","timestamp":1652194220000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9525385\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":24,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3105819","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}