{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:36:53Z","timestamp":1781109413533,"version":"3.54.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000196","name":"Canada Foundation for Innovation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000196","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014646","name":"Provincial Government of Newfoundland and Labrador","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100014646","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005616","name":"Memorial University of Newfoundland","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005616","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1109\/tvlsi.2021.3107404","type":"journal-article","created":{"date-parts":[[2021,9,3]],"date-time":"2021-09-03T20:14:36Z","timestamp":1630700076000},"page":"1824-1837","source":"Crossref","is-referenced-by-count":29,"title":["Efficient Performance Modeling for Automated CMOS Analog Circuit Synthesis"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4902-353X","authenticated-orcid":false,"given":"Zhenxin","family":"Zhao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2946-8072","authenticated-orcid":false,"given":"Lihong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968600"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/cta.525"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2848590"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012664"},{"key":"ref14","first-page":"1","article-title":"Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization","author":"wang","year":"2014","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464833"},{"key":"ref16","first-page":"464","article-title":"Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling","author":"yu","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402471"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-010-9476-6"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806600"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3233\/ICA-2005-12406"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883710"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.10.017"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.03.017"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2284109"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2977605"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102504"},{"key":"ref7","first-page":"1","article-title":"Deep reinforcement learning for analog circuit sizing","author":"zhao","year":"2020","journal-title":"Proc IEEE Int Symp Circuits and Syst (ISCAS)"},{"key":"ref2","first-page":"3034","article-title":"VLSI circuit layout","volume":"5","author":"zhang","year":"2009","journal-title":"Wiley Encyclopedia Computer Science and Engineering"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2626437"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858368"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479236"},{"key":"ref22","first-page":"1","article-title":"Layout-dependent effects aware $\\text{g}\\rm_{m}\/\\text{i}\\rm_{D}$\n-based many-objective sizing optimization for analog integrated circuits","author":"liao","year":"2018","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021034"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-017-0734-z"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351560"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3048918"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NEMO.2015.7415102"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9594522\/09528897.pdf?arnumber=9528897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:21Z","timestamp":1652194221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9528897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11]]},"references-count":28,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3107404","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11]]}}}