{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,10]],"date-time":"2026-09-10T23:03:01Z","timestamp":1789081381689,"version":"build-2803163510"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"DARPA Electronics Resurgence Initiative 3DSOC Program","doi-asserted-by":"publisher","award":["HR001118C0096"],"award-info":[{"award-number":["HR001118C0096"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1908045"],"award-info":[{"award-number":["CCF-1908045"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1109\/tvlsi.2021.3108787","type":"journal-article","created":{"date-parts":[[2021,9,15]],"date-time":"2021-09-15T20:11:12Z","timestamp":1631736672000},"page":"1875-1888","source":"Crossref","is-referenced-by-count":10,"title":["Power Supply Noise-Aware At-Speed Delay Fault Testing of Monolithic 3-D ICs"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1125-6709","authenticated-orcid":false,"given":"Shao-Chun","family":"Hung","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1481-9167","authenticated-orcid":false,"given":"Yi-Chen","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968226"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614653"},{"key":"ref31","first-page":"1","article-title":"First demonstration of low temperature (? 500°C) CMOS devices featuring functional RO and SRAM bitcells toward 3D VLSI integration","author":"fenouillet-beranger","year":"2020","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2018.8399777"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3045417"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.60"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297694"},{"key":"ref12","first-page":"1","article-title":"A novel scheme to reduce power supply noise for high-quality at-speed scan testing","author":"wen","year":"2007","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref13","first-page":"1","article-title":"Monolithic 3D integrated circuits","author":"wong","year":"2007","journal-title":"Proc IEEE Int Sym VLSI Tech Syst and Appl (VLSI-TSA)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387827"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2935410"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368635"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758650"},{"key":"ref19","author":"chen","year":"2005","journal-title":"The Electrical Engineering Handbook"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232252"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594646"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"ref29","year":"2020","journal-title":"Gurobi Optimizer Reference Manual"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.46"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011128"},{"key":"ref7","first-page":"1","article-title":"A clock-gating based capture power droop reduction methodology for at-speed scan testing","author":"yang","year":"2011","journal-title":"Proc Design Autom Test Eur"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2897589"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041833"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001406"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3178244"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218582"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375567"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9594522\/9537894-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9594522\/09537894.pdf?arnumber=9537894","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:21Z","timestamp":1652194221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9537894\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11]]},"references-count":34,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3108787","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11]]}}}