{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:38:46Z","timestamp":1764175126485,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100009192","name":"Alberta Innovates","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100009192","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001804","name":"Canada Research Chair Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001804","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1109\/tvlsi.2021.3109560","type":"journal-article","created":{"date-parts":[[2021,9,23]],"date-time":"2021-09-23T20:53:58Z","timestamp":1632430438000},"page":"1850-1860","source":"Crossref","is-referenced-by-count":1,"title":["Analog Circuit Design Using Symbolic Math Toolboxes: Demonstrative Examples"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6528-0010","authenticated-orcid":false,"given":"Mohamed B.","family":"Elamien","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3924-2897","authenticated-orcid":false,"given":"Brent J.","family":"Maundy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5228-6907","authenticated-orcid":false,"given":"Leonid","family":"Belostotski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3972-5434","authenticated-orcid":false,"given":"Ahmed S.","family":"Elwakil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Microelectronic Circuits","year":"2016","author":"sedra","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1002\/cta.608"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332249"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857378"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E96.D.2309"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2018.05.024"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8623884"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2319"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2168"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912933"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2390214"},{"journal-title":"Fundamentals of Electric Circuits","year":"2009","author":"alexander","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2019.8884907"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2380820"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702370"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964668"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.3011723"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2693229"},{"key":"ref17","first-page":"373","article-title":"An ultra-low power wide-band single-transistor second-order allpass filter in 65 nm CMOS","author":"elamien","year":"2019","journal-title":"Proc IEEE 62nd Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2721"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-019-01032-1"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4235.687879"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2185294"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045116"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.3024217"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2018.2822940"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2791481"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2482578"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8428970"},{"journal-title":"RF Microelectronics","year":"2012","author":"razavi","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2018.2880766"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2017","author":"razavi","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2786"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1109\/CJECE.2018.2859621","article-title":"Method of generating unique elementary circuit topologies","volume":"41","author":"shahhosseini","year":"2018","journal-title":"Can J Elect Comput Eng"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2018.2863215"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0030"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810742"},{"journal-title":"Microelectronic Circuit Design","year":"2003","author":"jaeger","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/101.537354"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2020.153393"},{"key":"ref26","first-page":"333","article-title":"KANSYS: A CAD tool for analog circuit synthesis","author":"gupta","year":"1996","journal-title":"Proc 9th Int Conf VLSI Design"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2009.0062"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.209989"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9594522\/09547002.pdf?arnumber=9547002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T01:33:01Z","timestamp":1673314381000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9547002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11]]},"references-count":44,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3109560","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,11]]}}}