{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T15:03:14Z","timestamp":1784041394132,"version":"3.55.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/tvlsi.2021.3110135","type":"journal-article","created":{"date-parts":[[2021,9,15]],"date-time":"2021-09-15T20:11:12Z","timestamp":1631736672000},"page":"2076-2085","source":"Crossref","is-referenced-by-count":56,"title":["A Highly Robust and Low-Power Real-Time Double Node Upset Self-Healing Latch for Radiation-Prone Applications"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1342-7658","authenticated-orcid":false,"given":"Sandeep","family":"Kumar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5887-3563","authenticated-orcid":false,"given":"Atin","family":"Mukherjee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2189046"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015455"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366811"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2019.2925448"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.72"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-015-5551-3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2655079"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2849028"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2887215"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2020.2982341"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2020.1823"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2959007"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2018.2871861"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.01.001"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.12.011"},{"key":"ref4","first-page":"60","article-title":"A novel soft error hardened latch design in 90 nm CMOS","author":"shirinzadeh","year":"2012","journal-title":"Proc Int Symp Comput Architect Digit Syst (CADS)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.08.005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2645282"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E98.C.1171"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824302"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0099"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4374"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.06.004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2776285"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282145"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2634626"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.01.005"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3025584"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2019.2951186"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3061921"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2966200"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2260357"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2020.2970089"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9627316\/09537906.pdf?arnumber=9537906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:20Z","timestamp":1652194220000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9537906\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":33,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3110135","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}